

Communication



# A Novel Atomic-Level Post-Etch-Surface-Reinforcement Process for High-Performance *p*-GaN Gate HEMTs Fabrication

Luyu Wang <sup>1</sup>, Penghao Zhang <sup>1</sup>, Kaiyue Zhu <sup>2</sup>, Qiang Wang <sup>1</sup>, Maolin Pan <sup>1</sup>, Xin Sun <sup>1</sup>, Ziqiang Huang <sup>1</sup>, Kun Chen <sup>1,3</sup>, Yannan Yang <sup>1</sup>, Xinling Xie <sup>1</sup>, Hai Huang <sup>1</sup>, Xin Hu <sup>1</sup>, Saisheng Xu <sup>1</sup>, Chunlei Wu <sup>1,3</sup>, Chen Wang <sup>1,3,\*</sup>, Min Xu <sup>1,3,\*</sup> and David Wei Zhang <sup>1,3,\*</sup>

- State Key Laboratory of ASIC and System, Shanghai Institute of Intelligent Electronics & Systems, School of Microelectronics, Fudan University, Shanghai 200433, China
- <sup>2</sup> Imperial College London, London SW7 2AZ, UK
- <sup>3</sup> Shanghai Integrated Circuit Manufacturing Innovation Center Co., Ltd., Shanghai 200433, China
- Correspondence: chen\_w@fudan.edu.cn (C.W.); xu\_min@fudan.edu.cn (M.X.);
  dwzhang@fudan.edu.cn (D.W.Z.)

Abstract: A novel atomic-level post-etch-surface-reinforcement (PESR) process is developed to recover the *p*-GaN etching induced damage region for high performance *p*-GaN gate HEMTs fabrication. This process is composed of a self-limited surface modification step with O<sub>2</sub> plasma, following by an oxide removal step with BCl<sub>3</sub> plasma. With PESR process, the AlGaN surface morphology after *p*-GaN etching was comparable to the as-epitaxial level by AFM characterization, and the AlGaN lattice crystallization was also recovered which was measured in a confocal Raman system. The electrical measurement further confirmed the significant improvement of AlGaN surface quality, with one-order of magnitude lower surface leakage in a metal-semiconductor (MS) Schottky-diode and 6 times lower interface density of states (*D*<sub>it</sub>) in a MIS C-V characterization. The XPS analysis of Al<sub>2</sub>O<sub>3</sub>/AlGaN showed that the *p*-GaN etching induced F-byproduct and Ga-oxide was well removed and suppressed by PESR process. Finally, the developed PESR process was successfully integrated in *p*-GaN gate HEMTs fabrication, and the device performance was significantly enhanced with ~20% lower of on-resistance and ~25% less of current collapse at V<sub>ds,Q</sub> bias of 40 V, showing great potential of leverage *p*-GaN gate HEMTs reliability.

Keywords: etch induced damage; surface reinforcement; interface state; p-GaN gate HEMTs

## 1. Introduction

Compared with traditional silicon-based devices, gallium nitride (GaN) high electron mobility transistors (HEMTs) have high breakdown field, high carrier concentration and high electron mobility [1–3]. Considering cost and safe operation, the normally-off GaN-based HEMTs are more desirable in practical applications. Several approaches have been proposed to realize enhance mode operation, such as fluorine-plasma ion implantation [4], recessed gate [5] and *p*-GaN gate [6–8]. Among them, *p*-GaN gate HEMTs is the most promising candidate due to its excellent figure of merits and robust normally-off operation [9,10]. In principle, the conduction band of the AlGaN/GaN at the 2DEG channel is lifted up through the *p*-GaN gate, resulting in a normally-off operation with a positive threshold voltage [8]. However, selective removal of *p*-GaN and minimizing etch damage on the underlying AlGaN barrier layer are crucial in the access region for device performance [11].

The precise control of *p*-GaN etch is a key factor in *p*-GaN gate HEMTs fabrication. Outstanding etching depth control is imperative because the residual *p*-GaN layer in the out-of-gate area makes the 2DEG depleted and leads to a low output current. If the *p*-GaN layer is over etched into the AlGaN barrier layer, the 2DEG is also degraded because of the decrease in spontaneous polarization [12]. A highly selective ICP etching of *p*-GaN over



Citation: Wang, L.; Zhang, P.; Zhu, K.; Wang, Q.; Pan, M.; Sun, X.; Huang, Z.; Chen, K.; Yang, Y.; Xie, X.; et al. A Novel Atomic-Level Post-Etch-Surface-Reinforcement Process for High-Performance *p*-GaN Gate HEMTs Fabrication. *Nanomaterials* **2023**, *13*, 2275. https:// doi.org/10.3390/nano13162275

Academic Editor: Filippo Giannazzo

Received: 25 July 2023 Revised: 4 August 2023 Accepted: 4 August 2023 Published: 8 August 2023



**Copyright:** © 2023 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https:// creativecommons.org/licenses/by/ 4.0/). AlGaN with  $BCl_3/SF_6$  chemistry was systematically studies in our previous work, which features a well etching self-termination on the AlGaN barrier surface [13]. Nevertheless, further research revealed that etching-induced surface damage still exists on the underlying AlGaN surface [14], which could degrade the *p*-GaN gate HEMTs performance.

In this work, we report an atomic-level post-etch-surface-reinforcement (PESR) process to recover the damaged AlGaN surface. Both material and electrical characterization have been applied to demonstrate the effect of our developed PESR process to improve *p*-GaN gate HEMTs performance.

#### 2. Device Structure and Fabrication

For the fabrication of *p*-GaN gate HEMTs, the epitaxial structure was grown on a 6-inch Si (111) wafer by metal–organic chemical vapor deposition. The epitaxial III-nitride layers were composed of a 3.9  $\mu$ m C-doped (Al)GaN buffer layer, a 200 nm GaN channel, a 12 nm Al<sub>0.22</sub>Ga<sub>0.78</sub>N barrier layer, a 0.8 nm AlN etch stop layer, and a 90 nm *p*-GaN layer. The density and mobility of holes in *p*-GaN were 2 × 10<sup>17</sup> cm<sup>-3</sup> and 15 cm<sup>2</sup>/Vs, respectively, by Hall measurement at room temperature.

Figure 1 shows the process schematic of the *p*-GaN gate HEMTs fabrication. After isolating the devices by  $BCl_3/Ar$  deep etch, the *p*-GaN layer was selective etched by inductively coupled plasma (ICP) with  $BCl_3/SF_6$ . The F radicals from the  $SF_6$  plasma and Al atoms from the 0.8 nm AlN insert layer created a fluorination reaction and formed a thin aluminum fluoride (Al $F_x$ ) etch-stop layer [15], resulting a highly selective etching process in the *p*-GaN/Al<sub>0.22</sub>GaN system. Subsequently, the formed AlF<sub>x</sub> and the etching-induced surface damage was removed by the atomic-level PESR process, which combines selflimiting surface O-modification and oxide removal steps based on the customized ultra-low power ICP equipment. As shown in Table 1, the etched layer was oxidized by oxygen plasma treatment at the first step, and the so-formed oxide was selectively removed using low energy BCl<sub>3</sub> plasma, which had negligible effect on the un-oxidized AlGaN material. Then, a 15 nm Al<sub>2</sub>O<sub>3</sub> passivation layer was deposited at 300  $^{\circ}$ C by ALD. The source/drain ohmic contacts were formed by a lift-off process of e-beam-evaporated Ti/Al/Ni/Au metal layers and rapid thermal annealing process. PVD TiN metal was used as the gate electrode. In addition, transmission line model (TLM) for ohmic contact test analysis and MIS diode structure for capacitance–voltage (C-V) tests were also fabricated on the same wafer.



Figure 1. Schematic process flow of the *p*-GaN gate HEMTs fabrication.

Table 1. The atomic-level PESR process condition.

Parameter	O <sub>2</sub> Modification	BCl <sub>3</sub> Removal
ICP power (W)	400	200
Bias power (W)	0	6
Chamber pressure (mTorr)	10	10
Gas flow rate (sccm)	100	100
Treatment time (s)	15	5

#### 3. Results and Discussion

For the as-epitaxial AlGaN surface, the RMS was about 0.42 nm. After *p*-GaN selective etching, RMS was increased to ~0.89 nm, which was resulted by large numbers of nanopillars on the etched surface as shown in Figure 2a. The developed PESR process could effectively modify the etch-induced damage surface because of the self-limiting properties of  $O_2$  plasma oxidation and the following etch step with BCl<sub>3</sub> chemistry.



**Figure 2.** (a)  $5 \times 5 \ \mu m^2$  AFM images; (b) The Raman spectra of AlGaN/GaN heterostructure of as-epitaxial AlGaN surface, after *p*-GaN etch and PESR, after normal *p*-GaN etch; (c) Leakage current in a Metal-Semiconductor (MS) Schottky Diode; (d) *I-V* measurements and linear fit for the TLM. The inset shows the TLM patterns.

Further surface characterization was performed by Raman under 405 nm excitation laser wavelength at room temperature, as shown in Figure 2b. Compared with the as-grown AlGaN/GaN heterostructure, the AlGaN A<sub>1</sub>(LO) peak was shifted negatively [16] after *p*-GaN etch as seen in Figure 2b middle, which indicated near surface lattice damage during the *p*-GaN etch process. Amazingly as seen in Figure 2b bottom, the AlGaN A<sub>1</sub>(LO) peak moved back to the as-epitaxial position, which demonstrated the effectiveness of removing the damaged surface with the atomic-level PESR treatment.

Schottky diodes were fabricated on etched AlGaN to characterize the surface quality. As shown in Figure 2c, with the application of PESR technology, the MS Schottky leakage current was reduced by an order of magnitude at 10 V bias. This strongly indicated that the developed PESR process could recover the etched AlGaN surface by self-limiting removing the byproducts or damaged layer after *p*-GaN etching. Specific contact resistivity ( $R_c$ ) and sheet resistance measurements ( $R_{sheet}$ ) were made using a test pattern conforming to the linear transmission line model (TLM) as described by Reeves et al. [17]. The TLM pattern consists of 100 × 100 µm contact pads with separations of 7 µm, 10 µm, 15 µm, 20 µm, 40 µm, 60 µm.  $R_{sheet}$  and  $R_c$  are extracted from the slope and the *y*-axis intercept of their corresponding linear fits, respectively. As shown in Figure 2d, comparing with as etched

sample, the sheet resistance was reduced by 69  $\Omega/\Box$  after PESR, which indicated that 2DEG transport characteristics was improved.

Figure 3a,b show the multi-frequency *C*-*V* curves of the TiN/Al<sub>2</sub>O<sub>3</sub>/AlGaN/GaN MIS capacitors. The *C*-*V* hysteresis at 1 MHz was reduced from ~225 mV to ~115 mV after PESR treatment, indicating that there was less electron trapping in the Al<sub>2</sub>O<sub>3</sub>/AlGaN MIS structure. Al<sub>2</sub>O<sub>3</sub>/AlGaN interface state density ( $D_{it}$ ) was derived from *C*-*V* frequency dispersion [18]. For MIS *C*-*V* with PESR process, the measured  $\Delta V_{FB}$  between 100 kHz and 1 MHz was ~180 mV, giving  $D_{it}$  of 7.20 × 10<sup>12</sup> cm<sup>-2</sup> eV<sup>-1</sup> with time constant in the range from 0.16 µs to 1.6 µs. The corresponding  $D_{it}$  for as-etched Al<sub>2</sub>O<sub>3</sub>/AlGaN MIS capacitor was as high as 4.62 × 10<sup>13</sup> cm<sup>-2</sup> eV<sup>-1</sup>. The decrease of trap states may be attributed to the effect of the beneficial of interface reinforcement. It can be seen that the result in Figure 3b has a less frequency hysteresis and a better high frequency performance.





In order to further understand the mechanism of PESR process, both XPS and TEM characterization were performed and analyzed. After normal *p*-GaN etch, the surface presented a high intensity of F-bond in Figure 4a, indicating a possible amorphous fluoride layer at Al<sub>2</sub>O<sub>3</sub>/AlGaN interface. In contrast, the PESR process significantly got rid of the F-bond layer as seen in Figure 4a. Meanwhile, the Ga-O bonds and the native oxides were also effectively suppressed, resulting in a sharper interface between Al<sub>2</sub>O<sub>3</sub> and AlGaN as shown in Figure 4b,c. The whole process was illustrated in the schematic diagram as in Figure 4d–f. The etch-induced byproducts layer was removed and the damaged surface was modified after PESR process, thus generated a better AlGaN surface for later-on ALD-Al<sub>2</sub>O<sub>3</sub> deposition.

Figure 5a shows the *p*-GaN gate HEMTs transfer characteristics at  $V_{ds} = 10$  V of as-etched and after PESR, respectively. A normally-off operation with a  $V_{th}$  of 1.1 V is achieved. As seen in log-scale, due to the improved Al<sub>2</sub>O<sub>3</sub>/AlGaN interface in drift region with PESR process, the device gate leakage  $I_g$  was reduced by an order of magnitude, leading to as high as  $6 \times 10^9$  on-off ratio. The saturated drain current ( $I_{sat}$ ) of device after PESR is 325 mA/mm at  $V_g = 5$  V, which is about 1.2 times the 270 mA/mm of as-etched one, as illustrated in Figure 5b. The extracted on-resistance ( $R_{ON}$ ) of as-etched device and after PESR one are 14.3  $\Omega$ ·mm and 11.8  $\Omega$ ·mm at  $V_g = 5$  V, respectively.



**Figure 4.** XPS spectra of Al<sub>2</sub>O<sub>3</sub>/AlGaN interface (**a**); TEM of Al<sub>2</sub>O<sub>3</sub>/AlGaN interface (**b**) after normal *p*-GaN etch and (**c**) after *p*-GaN etch and PESR; The schematic diagram of atomic level PESR process (**d**–**f**).



**Figure 5.** (a) Transfer characteristics in semi-logarithm scale, (b) output characteristics of the fabricated *p*-GaN gate HEMTs.

Pulsed  $I_{ds}$ - $V_{ds}$  measurements under slow switching were performed to characterize dynamic ON-resistance ( $R_{ON,D}$ ) of the fabricated *p*-GaN gate HEMTs [19]. The dynamic characteristics of the fabricated *p*-GaN gate HEMTs were investigated using the Keithley 4200A PMU module with the drain static bias voltage  $V_{ds,Q}$ . The period of the square wave pulse signal is 1 ms, the width is 10 µs, the duty cycle is 1%, and the time of pulse rising and falling is set to 500 ns. The device is synchronously switched from an OFF-state quiescent bias of  $V_{gs,Q} = -5 \text{ V}$ ,  $V_{ds,Q} = 0/10/20/30/40 \text{ V}$  to measurement state of  $V_{gs,M} = 5 \text{ V}$  and  $V_{ds}$  from 0 V to 10 V. Figure 6a,b illustrate the current collapse phenomenon under increasing  $V_{ds,Q}$ , which was obviously suppressed after PESR process, indicating that Al<sub>2</sub>O<sub>3</sub>/AlGaN interface states was improved. Meanwhile, the ratio of  $R_{ON,D}/R_{ON,S}$  for as-etched device was 1.45, which was significantly improved to 1.19 for devices with PESR process at  $V_{gs,Q} = 5 \text{ V}$ ,  $V_{ds,Q} = 40 \text{ V}$  as shown in Figure 6d.



**Figure 6.** Pulsed  $I_{ds}$ - $V_{ds}$  characteristics under different quiescent biases (**a**) as-etched and (**b**) after PESR; (**c**) current collapse and (**d**) ratio of the dynamic  $R_{ON,D}/R_{ON,S}$  of the fabricated *p*-GaN gate HEMTs.

### 4. Conclusions

In summary, a novel atomic-level post-etch-surface-reinforcement (PESR) process is developed to recover the *p*-GaN etching induced damage region for high performance *p*-GaN gate HEMTs fabrication. This process is composed of a surface modification step with O<sub>2</sub> plasma, following by an oxide removal step with BCl<sub>3</sub> plasma, which made negligible damage on the un-oxidized AlGaN to obtain a high-quality AlGaN surface due to the self-limiting characteristic. As a result, the fabricated HEMTs device performance was significantly enhanced with ~20% lower of on-resistance, and ~25% less of current collapse at  $V_{ds,Q}$  bias of 40 V with PESR process, showing great potential of leverage *p*-GaN gate HEMTs reliability.

Author Contributions: Conceptualization, L.W. and P.Z.; methodology, L.W. and P.Z.; validation, M.X. and C.W. (Chen Wang); formal analysis, L.W., K.Z. and P.Z.; investigation, L.W.; resources, L.W.; data curation, L.W., P.Z., Z.H., K.C., X.S., Y.Y., X.X., H.H. and X.H.; writing—original draft preparation, L.W.; writing—review and editing, P.Z. and M.X.; visualization, Q.W. and M.P.; supervision, C.W. (Chen Wang) and M.X.; project administration, C.W. (Chunlei Wu), C.W. (Chen Wang) and M.X.; funding acquisition, S.X., C.W. (Chen Wang), M.X. and D.W.Z. All authors have read and agreed to the published version of the manuscript.

Funding: This research received no external funding.

Data Availability Statement: Not applicable.

Conflicts of Interest: The authors declare no conflict of interest.

#### References

- 1. Kumazaki, Y.; Uemura, K.; Sato, T.; Hashizume, T. Precise thickness control in recess etching of AlGaN/GaN hetero-structure using photocarrier-regulated electrochemical process. *J. Appl. Phys.* **2017**, *121*, 184501. [CrossRef]
- Millan, J.; Godignon, P.; Perpiñà, X.; Pérez-Tomás, A.; Rebollo, J. A Survey of Wide Bandgap Power Semiconductor Devices. *IEEE Trans. Power Electron.* 2014, 292, 2155–2163. [CrossRef]
- Jones, E.A.; Wang, F.F.; Costinett, D. Review of Commercial GaN Power Devices and GaN-Based Converter Design Challenges. IEEE J. Emerg. Sel. Top. Power Electron. 2016, 47, 707–719. [CrossRef]
- 4. Wang, M.; Chen, K.J. Improvement of the Off-State Breakdown Voltage With Fluorine Ion Implantation in AlGaN/GaN HEMTs. *IEEE Trans. Electron Devices* 2011, 584, 460–465. [CrossRef]
- Oka, T.; Nozawa, T. AlGaN/GaN Recessed MIS-Gate HFET With High-Threshold-Voltage Normally-Off Operation for Power Electronics Applications. *IEEE Electron Device Lett.* 2008, 296, 68–670. [CrossRef]
- Hu, X.; Simin, G. Enhancement mode AlGaN/GaN HFET with selectively grown pn junction gate. *Electron. Lett.* 2000, 367, 53–754. [CrossRef]
- Fujii, T.; Tsuyukuchi, N.; Iwaya, M.; Kamiyama, S.; Amano, H.; Akasaki, I. High On/Off Ratio in Enhancement-Mode AlxGa1xN/GaN Junction Heterostructure Field-Effect Transistors with P-Type GaN Gate Contact. *Jpn. J. Appl. Phys.* 2006, 45, L1048. [CrossRef]
- Uemoto, Y.; Hikita, M.; Ueno, H.; Matsuo, H.; Ishida, H.; Yanagihara, M.; Ueda, T.; Tanaka, T.; Ueda, D. Gate Injection Transistor (GIT)—A Normally-Off AlGaN/GaN Power Transistor Using Conductivity Modulation. *IEEE Trans. Electron Devices* 2007, 543, 3393–3399. [CrossRef]
- 9. Ishida, M.; Ueda, T.; Tanaka, T.; Ueda, D. GaN on Si Technologies for Power Switching Devices. *IEEE Trans. Electron Devices* 2013, 603, 3053–3059. [CrossRef]
- Marcon, D.; Van Hove, M.; De Jaeger, B.; Posthuma, N.; Wellekens, D.; You, S.; Kang, X.; Wu, T.L.; Willems, M.; Stoffels, S.; et al. Direct comparison of GaN-based e-mode architectures (recessed MISHEMT and p-GaN HEMTs) processed on 200mm GaN-on-Si with Au-free technology. In *Proceedings of the Proceedings of SPIE—The International Society for Optical Engineering, San Francisco, CA, USA, 13 March 2015*; Volume 9363, Invited paper.
- 11. Lükens, G.; Hahn, H.; Kalisch, H.; Vescan, A. Self-Aligned Process for Selectively Etched p-GaN-Gated AlGaN/GaN-on-Si HFETs. *IEEE Trans. Electron Devices* **2018**, *65*, 3732–3738. [CrossRef]
- 12. Su, L.Y.; Lee, F.; Huang, J.J. Enhancement-Mode GaN-Based High-Electron Mobility Transistors on the Si Substrate with a P-Type GaN Cap Layer. *IEEE Trans. Electron Devices* **2014**, *614*, 460–465. [CrossRef]
- 13. Zhang, P.; Wang, L.; Zhu, K.; Yang, Y.; Fan, R.; Pan, M.; Xu, S.; Xu, M.; Wang, C.; Wu, C.; et al. High Selectivity, Low Damage ICP Etching of p-GaN over AlGaN for Normally-off p-GaN HEMTs Application. *Micromachines* **2022**, *13*, 589. [CrossRef] [PubMed]
- 14. Tereshchenko, O.E.; Shaibler, G.E.; Yaroshevich, A.S.; Shevelev, S.V.; Terekhov, A.S.; Lundin, V.V.; Zavarin, E.E.; Besyul'kin, A.I. Low-temperature method of cleaning p-GaN(0001) surfaces for photoemitters with effective negative electron affinity. *Phys. Solid State* **2004**, *46*, 1949–1953. [CrossRef]
- 15. Buttari, D.; Chini, A.; Chakraborty, A.; McCarthy, L.; Xing, H.; Palacios, T.; Shen, L.; Keller, S.; Mishra, U.K. Selective dry etching of GaN over AlGaN in BCl3/SF6 mixtures. *Int. J. High Speed Electron. Syst.* **2004**, *14*, 756–761. [CrossRef]
- Liu, Y.; Chen, D.; Wei, G.; Lin, Z.; He, A.; Li, M.; Wang, P.; Zhang, R.; Zheng, Y. Temperature-dependent ultraviolet Raman scattering and anomalous Raman phenomenon of AlGaN/GaN heterostructure. *Opt. Express* 2019, 274, 4781–4788. [CrossRef] [PubMed]
- 17. Reeves, G.K.; Harrison, H.B. Using TLM principles to determine MOSFET contact and parasitic resistance. *Solid-State Electron*. **1997**, 411, 1067–1074. [CrossRef]
- Ramanan, N.; Lee, B.; Misra, V. Comparison of Methods for Accurate Characterization of Interface Traps in GaN MOS-HFET Devices. *IEEE Trans. Electron Devices* 2015, 625, 546–553. [CrossRef]
- Jin, D.; Alamo, J.A.D. Mechanisms responsible for dynamic ON-resistance in GaN high-voltage HEMTs. In Proceedings of the 24th International Symposium on Power Semiconductor Devices and ICs, Bruges, Belgium, 3–7 June 2012.

**Disclaimer/Publisher's Note:** The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.