



# Article Development of a Datalogger for Submarine Glider: Integration of Fault-Tolerant Software Layers

Dagoberto De León-Gordillo <sup>1,2</sup>, Noé Amir Rodríguez-Olivares <sup>1,2,3,\*</sup>, Leonardo Barriga-Rodríguez <sup>1</sup>, José Luis Sánchez-Gaytán <sup>1</sup>, Jorge Alberto Soto-Cajiga <sup>1</sup>, Guillermo Ronquillo-Lomelí <sup>1</sup>, and Tomás Salgado-Jiménez <sup>1</sup>

- <sup>1</sup> Direction of Electrical Engineering and Electronics (DIIE), Center for Engineering and Industrial Development (CIDESI), Queretaro 76125, Mexico; dleon@posgrado.cidesi.edu.mx (D.D.L.-G.); lbarriga@cidesi.edu.mx (L.B.-R.); lgaytan@cidesi.edu.mx (J.L.S.-G.); jsoto@cidesi.edu.mx (J.A.S.-C.); gronquillo@cidesi.edu.mx (G.R.-L.); tsalgado@cidesi.edu.mx (T.S.-J.)
- <sup>2</sup> Academic Group of Embedded Systems and Mechatronics, Technological University of Queretaro (UTEQ), Queretaro 76148, Mexico
- <sup>3</sup> School of Engineering, Anahuac University, Circuito Universidades I, El Marques, Queretaro 76246, Mexico
- Correspondence: noeamir@gmail.com or noe.rodriguez@cidesi.edu.mx

Abstract: Submarine gliders are specialized systems used in applications such as environmental monitoring of marine fauna, in the oil industry, among others. The glider launch and capture is a costly process that requires substantial technological and human resources, so the orderly and error-free storage of data is of fundamental importance due to the subsequent analysis. The amount of information being obtained from the seabed is increasing, this leads to the need to develop robust and low-cost ad-hocsystems for this type of application. The challenge is the integration of the different software layers in the storage system because the monitored variables must be ordered according to different glider operations such as calibration data update and navigation. Additionally, to avoid data corruption in the memory chip, error control coding must be used. The goal of this paper is to present a novel design of different layers of software integrated into a datalogger: reception, error control, and storage logic for the different glider operations. The design of the datalogger is based on a NAND flash memory chip and an MSP430 microcontroller. To correct bit-flipping errors, a BCH code that corrects 4 errors for every 255 bits is implemented into the microcontroller. The design and evaluation are performed for different glider operations, and for different lengths and correction capabilities of the BCH module. A test to calculate the storage time has been carried out. This test shows that in the case of 256 bytes per sample, at 30 samples per minute, and 1 GB of storage capacity, it is possible to collect data from the glider sensors for 84 days. The results obtained show that our device is a useful option for storing underwater sensor data due to its real-time storage, power consumption, small size, easy integration, and its reliability, where the bit error rate BER is of  $2.4 \times 10^{-11}$ .

Keywords: BCH; BER; datalogger; ECC; NAND flash; submarine glider

# 1. Introduction

An underwater glider is a class of Autonomous Underwater Vehicle (AUV) that is guided by an operator in a boat through an umbilical cable or by a human pilot via satellite commands. Submarine gliders have multiple commercial and scientific applications. Like other instrumented equipment such as buoys, gliders are used to study the vulnerability of underwater ecosystems. Like other instrumented equipment such as buoys, gliders are used to study the vulnerability of underwater ecosystems caused by industrial, tourist, urban activity, or due to phenomena such as global warming [1]. Submarine gliders can be used in different extraction and exploration missions, in applications for measuring water quality parameters, in the oil industry, oceanography, the study of plankton and fauna, among others where human intervention is dangerous or even impossible [2–7].



**Citation:** De León-Gordillo, D.; Rodríguez-Olivares, N.A.; Barriga-Rodríguez, L.; Sánchez-Gaytán, J.L.; Soto-Cajiga J.A.; Ronquillo-Lomelí, G.; Salgado-Jiménez, T. Development of a Datalogger for Submarine Glider: Integration of Fault-Tolerant Software Layers. *J. Mar. Sci. Eng.* **2021**, *9*, 1352. https://doi.org/10.3390/jmse9121352

Academic Editor: Rosemary Norman

Received: 29 October 2021 Accepted: 19 November 2021 Published: 30 November 2021

**Publisher's Note:** MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



**Copyright:** © 2021 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https:// creativecommons.org/licenses/by/ 4.0/). For this reason, underwater gliders are very important for monitoring the ocean and new technological developments are necessary to provide robustness to the glider [8,9].

The Gulf of Mexico Research Consortium (CIGoM) and other institutions in Mexico carried out a project to understand how the Gulf of Mexico is being exposed to oil exploitation [10,11]. Oil exploitation is one of the most polluting economic activities with critical importance but it carries risks; it can disrupt complex ecosystems and the environment of the region [12]. CIGoM designs mitigation strategies in case of large-scale spills, and for worst case scenarios, evaluates the potential consequences of different oil leaks accidents. For this reason, CIGoM lines of action include the establishment of oceanographic, biogeochemical, and ecological variables. The CIGoM project consists of the development of an ocean and atmosphere monitoring system, using buoys, HF radars, underwater gliders, and remote sensing. In collaboration with the Center for Engineering and Industrial Development (CIDESI, Mexico), an underwater glider is being developed [13]. The incorporation of oceanographic technologies in underwater gliders for systematic, directed, and autonomous sampling will allow monitoring of physical and biogeochemical variables in the Gulf of Mexico, and this allows a more effective prediction and early warning of disaster due to activities like oil exploitation [14]. The development of a proprietary glider equips the technicians involved with knowledge about the design, maintenance, and commissioning of underwater gliders, which inherently proliferates and enables cost reduction in technology development.

Underwater gliders need several subsystems to operate correctly. Their operations include the monitoring of internal variables for glider safety, communication with the command center, GPS system, buoyancy system, energy storage, and oceanographic data collection [15–17]. There are several states in the process of launching and capturing of a submarine glider: (a) The surface mode in which the systems are tested. (b) The recovery mode in which the glider sends a signal when emerging. (c) The calibration state in which the glider stores the adjustment values of its pitch, roll, and variable buoyancy system. (d) The diving and apogee states when the glider performs a sawtooth movement while capturing data from the marine ecosystem. During these states, a large volume of sensor data must be stored [4,18]. The data obtained from gliders are so important and expensive to obtain that it is recommended to assess and retrieve information at regular intervals to minimize the risk of data loss or to detect data collection problems [19,20].

The need for cheaper and more suitable storage systems for gliders is clear: submarine missions increasingly generate more information, and the development of specialized strategies or storage systems for this application is a necessity to reduce costs and ensure reliable data capture. The strategies are canalized in optimal samplings, capturing data according to the specific situation [21]. Some gliders are teleoperated and use umbilical cords to avoid problems when transmitting large amounts of data [22]. Other gliders [8,23,24] use hard disk drives; however, they are expensive and complicated to interface with electronic subsystems. The most economical and accessible technology currently used by gliders [5,18,25,26] are SD cards; however, data storage errors cannot be controlled, and for marine applications where continuous storage is required, SD memory has random delays of more than 100 ms that can lead to loss of information [27]. NAND Flash memory chips are an interesting alternative solution, as their cost/density ratio is increasingly lower, they allow total control of all their processes, and their error correction module is designed based on this application. However, there are further considerations for a glider, and a more in-depth analysis of the problems that may arise is necessary in order to define the software layers.

There are various layers and functions necessary for data storage in a glider: (a) The storage system for a glider must maintain information in the correct order for later reading. (b) The design, evaluation, and validation of a storage system represent a challenge for the operations of receiving, encoding, writing, reading, and erasing the information in a memory chip. (c) The data storage must be fail-safe in the event of loss of electrical energy; it must not store information in bad memory blocks, avoiding the corruption of information

as a result of errors intrinsic to the storage system. (d) The sensor samples are taken from a master controller; however, it is important to have an efficient system for handling the data to be stored [28]. For this reason, we propose a novel design comprising different layers of software integrated into a datalogger, which is a type of storage system that is composed of a storage unit and a processing system. The datalogger ensures that the information collected by the sensors connected to the master controller is correctly stored. The system considers the different failure modes mentioned above that could affect the data storage.

Before designing our datalogger, we carry out an analysis of the state of the art systems. There are several dataloggers, some for specific applications, others for general purposes. These have been used to validate prediction models based on environmental variables [25,29,30]. They have also been used in civil structures [31], livestock applications [32], biomechanical applications [33,34], energy monitoring [35], and for the internet of things [36]. However, the aforementioned commercial and non-commercial data loggers do not have the characteristics mentioned in the previous paragraph which are necessary to manage the different failure modes that could damage storage in an underwater environment. In addition, a datalogger must adapt to different devices, so it must of a suitable weight and size for underwater gliders [1,37]. These reasons justify the development of a tailor-made datalogger for the specific glider application.

Our novel design, comprised of different layers of software integrated into a datalogger, uses a NAND flash memory chip, which is widely used due to its high speed in writing, reading, and erasing operations, and for its high storage density [38–40]. However, NAND flash memory chips suffer wear and bit-flipping because their cells are highly dense [41]. The writing/erasing operations degrade the NAND flash memory chip and increase the probability of bit-flipping. Error correction codes (ECC) are used to improve the reliability of NAND flash memory chips, reducing the probability of errors during their lifetime [42–44]. In this paper, the ECC used is a BCH, which is one of the most recently used in flash memory and digital communications systems [45,46]. The BCH code used corrects 4 bad bits per 255-bit code. An indicator of memory chip degradation is the decoding time, it means that, an increase in the reading time of the information is a sign that the memory chip is beginning to wear. This article describes the hardware and the different layers of software of the datalogger for orderly and correct storage. The characteristics that are described are as follows:

- Collection and storage of calibration variables and external signals monitored in different sections of the memory, and for different operating states of the underwater glider.
- Method to choose and integrate the BCH module to the storage system and detection of bad blocks.
- Integration of a failure protocol in the event of loss of electrical power.
- Integration of NAND flash operations: read, write, and erase.

Section 2 describes the datalogger system in detail in terms of hardware design, software, choice of ECC, and read and write algorithms on the NAND flash memory chip. Section 3 presents the obtained results for write, read, and ECC operations. The results confirm that the proposed design presents a good performance. In Section 4, the discussion of this project is presented, and in Section 5, the general conclusion is given.

## 2. Datalogger Design

To the datalogger design, first of all, we present the data to be stored as well as a brainstorm with the datalogger failure modes to design a software and hardware in order to reduce risks.

An ECC code to reduce error probability in bits is necessary, thus we present a design of the ECC that must operate in parallel with the data collection. Finally, reception, encoding, reading, and decoding are implemented in an MSP430 microcontroller based on state diagrams.

Multiple factors must be considered in the design of a data storage system: the type of memory device to be used, the sampling period, the type of error control intrinsic to the

device, and controls against loss of electrical energy. The solutions that currently exist in storage devices may be suitable for different applications. However, an ad hoc device of a more suitable size, which facilitates the integration to a submarine glider is necessary. The glider developed in CIDESI is shown in Figure 1. To perform further analysis, it is necessary to monitor multiple variables. Some of the variables that the glider must monitor and store in the datalogger are listed in Table 1 There are 256 bytes that are obtained per sample, and 30 samples are taken every minute. In a later section, the storage period for different capacities of the memory chip will be described.




Figure 1. AUV developed at CIDESI.

Table 1. Variab	les of our	submarine	glider.
-----------------	------------	-----------	---------

Variable	Bytes per Sample	Unit
Sample number	8	
Date	14	ss:mm:hh DD/MM/YY
Battery voltage	4	Volts
Control voltage	4	Volts
Current	8	Amperes
Internal pressure	5	psi
Internal humidity	4	Percentage
Temperature	4	Celsius
Pitch position	5	Position in Volts
Roll position	5	Position in Volts
VBD position	5	Position in Volts
Compass pitch	8	Degree
Compass yaw	8	Degree
Compass roll	8	Degree
ĜPS	23	Latitude and longitude
External pressure	5	Bar
Conductivity	7	mS/cm
Temperature	7	Celsius
Salinity	7	PSU
Water density	8	kg/m <sup>3</sup>
Speed of Sound	8	m/s
Echologger	10	Meters
Free	91	Free for other applications or sensors


For the current time period requirements of the glider in development, the storage device was the Spansion S34ML08G NAND flash memory chip [47]. It has a capacity of 1 GB and is reasonably accessible because pieces with this features are economic and easy to find in different electronic product suppliers. A summary of the device features of the NAND flash device is given in Table 2. The chosen microcontroller is an MSP430 [48]

which has a DMA module that allows concurrency between data storage and reception. The characteristics of the chosen microcontroller are summarized in Table 3. The microcontroller performs the operations of writing, reading, erasing, and updating commands for the configuration of variables of the glider. Due to the different failure modes that can occur during the storage of the information generated by the underwater glider sensors, the possible causes were first mapped out (Figure 2).

Feature Value Supply voltage 3.3 V Density 8 Gb (2048 + 64) bytes; 64 bytes in spare area Page size Block size 64 Pages 100,000 Program/Erase cycles (Typ), (with Reliability 1 bit/512 + 16 byte ECC) Number of blocks 2048 Blocks per Plane Device size 2 Planes per Device

Table 2. S34ML08G1 NAND flash memory feature summary.


Table 3. Microcontroller features summary.




**Figure 2.** Ishikawa diagram for the evaluation of the cause-and-effect relationships in the datalogger storage and reading operations.

One cause of failure is due to the bit error rate, which is eliminated by implementing an ECC code, write operations out of bad blocks, and successful erasure operations. However, writing problems can also occur due to lack of power or code freezing at some point without exiting. Other type of error happens in the reading operation, it is important to make sure that the software does not get stuck at any point in the code.

Figure 3 shows the connection diagram of the electronic system in the glider, and Figure 4 shows the general block diagram of the datalogger. The central computer (C2000 microcontroller) sends information via serial bus at 115200 bauds (A and B) to the datalogger microcontroller. The MSP430 sends commands of configuration data, and commands to write, read, and erase the NAND flash memory chip. In the case that a write command is sent to NAND flash, then the datalogger activates the DMA (3w) and the DMA allocates the RAM (2w) to temporarily store the data that arrives via UART. The main function takes the data from RAM (C) to pass this data to the LFSR BCH (4w), and thus send it to the NAND flash memory chip through (5w, 6w, and D).



**Figure 3.** Central controller and datalogger connection diagram. The central controller takes the data from the sensors and sends it to the datalogger. The datalogger is completely dedicated to storage.




**Figure 4.** Block diagram of the datalogger software with connections to the information source and the NAND flash memory chip.


In the NAND flash read command, the microcontroller activates the Reading function (2r), then, the NAND flash memory chip is read (1r and D). The data received is transferred to the syndrome computation function (3r and 6r). Then, the error locator polynomial is searched through the Peterson algorithm (7r) function [49], and then the roots are calculated with the Chien Algorithm function (8r) that returns the positions of the errors [44,49]. With the positions of the errors, it is possible to correct corrupted bits of the NAND flash memory chip in order to send them to the data source via UART at 115200 baud (B and A).

## 2.1. Study and Choice of the ECC

The storage device has two types of errors. The first one is due to the cells of the NAND flash memory chip are densely populated, and generate bit-flipping errors. Figure 5

shows the behavior in the degradation of the NAND flash blocks. To reduce this bit error rate (BER), the storage device must have an error correction code. The second error is due to the existence of bad blocks. A bad block is a block where data cannot be written or erased. The way to detect bad blocks is by reading the first byte of the spare area of the first page in each block [50]. In the case that the first page would have a bad block mark (00 h), then, a table of bad blocks must be updated and stored in a flash section of the microcontroller. This operation must be performed during the first time that the NAND flash device is used. If a block is erased, the bad block marks are also erased.





The NAND flash device used has an ECC embedded that corrects 1 bit for every 528 bytes. However, the ECC embedded is not enough to avoid all errors, and the data-logger could host other storage devices that do not contain embedded ECC. In addition, including an ECC increases the correction capability and therefore it is possible in this case to have a NAND flash memory chip reliability up to a  $CEP_{out}$  of 3%, that is, approximately 3 devices out of 100 will have at least one erroneous bit.

In order to determine the code length and the corresponding correction capabilities of the BCH code, it was necessary to characterize all error features that are present in the NAND flash memory chip. According to the authors of [51,52], the most common errors found in a NAND flash memory chip are random; however, erroneous bits are independently distributed, so the errors can be modeled as a Bernoulli process [53], with the following properties:

- The experiment is based on repeated runs, each run consist of visualizing whether blocks composed of BCH codes of length *n* have errors.
- For each bit, there are two types of results, i.e., defective and non-defective.
- The number of successful runs must be similar at each run. In other words, the error in bits are independent events.

The goal is to find a BCH code (n, k, t) capable of achieve a low bit error probability, implementable in the microcontroller, that the data of interest (message) occupies most of the NAND flash memory chip. The parameter n is the code size, k is the message size,

and *t* is the correction capability. The formula of the binomial distribution applied to the NAND Flash memory chip model [44,53] is represented in the following equation:

$$P_{i} = \binom{n}{i} p^{i} (1-p)^{n-i} \quad i = 0, 1, 2, \dots, t$$
(1)

The above equation  $P_i$  represents the probability that there are i errors within a BCH (n, k, t) code of length n. p is the error probability also known as raw bit error rate (RBER) before using ECC. When there are more than t errors in a code, then the correction can be considered failed. Then, the failure probability b in a block code of n bits to which the ECC that corrects t errors applied is

$$b = 1 - (P_0 + P_1 + \dots + P_t)$$
(2)

The probability of error in the  $CEP_{out}$  NAND flash device with *B* blocks of *n* bits can be approximated with

$$CEP_{out}(p) = 1 - (1 - b)^B$$
 (3)

To propose the code and message length of the BCH code, a natural number *m* is used to meet the constraint  $m \ge 3$ . To do so, there exist a number of binary BCH codes with a correction capability of  $t \le 2^{m-1}$ , and  $(n - k) \ge mt$  parity bits [54]. With these parameters, the analysis was performed for some BCH codes with m = 8 and m = 9, that is, of lengths n = 255 bits and n = 511 bits. For example, for the arrangement BCH (255, 223, 4) that corrects 4 errors per 255 bits at each code, and using a NAND flash memory chip with a storage capability of 4,194,304 codes of 255 bits each one, with an RBER of  $p = 2.36 \times 10^{-4}$ , so the probability for *i* errors in a code of 255 bits is computed by Equation (4), where *i* is the interval [0 - 4], in which each number indicates the correction capability.

$$P_i = {\binom{255}{i}} p^i (1-p)^{255-i} \quad i = 0, 1, 2, 3, 4$$
(4)


where *i* can take the values from 0 to 4 which is the correction capability. The expression that indicates the fraction of devices that may have an error is


$$CEP_{out} = 1 - \left\{ 1 - \left[ 1 - \left( \binom{255}{0} p^0 (1-p)^{255} + \dots + \binom{255}{4} p^4 (1-p)^{251} \right) \right] \right\}^{4194304}$$
(5)

In the case that the type of error was another type, for example, bursts, then the type of model is not binomial and the previous expression would not represent a good approximation. In our case, it is used, as NAND flash memories present random errors, so it can be modeled in the form of Bernoulli process [44,53].

Figure 4 shows a comparative graph of different BCH codes of code length n = 255 and n = 511 and with different correction capabilities. The left vertical axis represents the probability of error in the NAND flash device after performing error correction. The right vertical axis represents the added parity bits. When more parity bits are added, the correction capability increases, however, the data rate k/n also decreases, that is, less representative data is transmitted in a sent code. The data rate is also an indicator of how much area of NAND flash memory chip is used for parity bits. The number of parity bits is an indicator of how long it may take for the microcontroller to perform the BCH encoding. In Figure 4, it can be seen that as the correction capability of the BCH increases, the probability of error in the device also decreases and the added parity bits increase.

The code chosen was a BCH (255, 223, 4). In Figure 6, it can be seen that to the right of the BCH code (255, 223, 4) there are other codes that may have a higher correction capability; however, the data rate is also lower. With the chosen BCH code, the data rate k/n is 0.87.





BCH encoding is performed using the LFSR of Figure 6, in which it can be seen that there are AND and XOR operations, shift registers, and a multiplexer [49]. The real form of the LFSR and the operations to be carried out depend on the parameters n, k, and t of the BCH code and on a generator polynomial that is mentioned in the next section.

## 2.2. LFSR Development for the BCH Code (255, 223, 4)

An ECC code is composed of message bits and parity bits. For a BCH code, systematic coding is done using the Equation (6).

$$c(x) = x^{n-k}d(x) + b(x)$$
(6)

where d(x) represents the message, b(x) the added parity bits, n the length of the code, k the length of the message, and c(x) the code. The parity bits b(x) are obtained by modulo operation as presented in the Equation (7):

$$b(x) = x^{n-\kappa} d(x) \mod g(x) \tag{7}$$

where g(x) is the polynomial generator of the BCH code, which can be obtained with the MATLAB<sup>TM</sup> function bchgenpoly. This function requires the length of the code and the length of the message. The generator polynomial given by the function is the following:


$$g(x) = 1 + x^{2} + x^{3} + x^{4} + x^{5} + x^{6} + x^{7} + x^{9} + x^{14} + x^{16} + x^{17} + x^{19} + x^{20} + x^{22} + x^{25} + x^{26} + x^{27} + x^{29} + x^{31} + x^{32}$$
(8)

To obtain the parity bits, a systematic LFSR cyclic code encoder circuit is used as shown in Figure 5, where  $g_{n-k}$  is the coefficient of the second term with the highest exponent of the generator polynomial and always takes the value of 1 as well as  $g_0 = 1$ .

The way the LFSR circuit in Figure 7 encodes is described below.


- 1 The shift registers *R* must be initialized with the 0 value.
- 2 During the initial *k* cycles, the term *A* is defined with the 1 value. The value taken by the multiplexer is defined with the 1 value, and the most significant bit of the datum d(x) is shifted into the LFSR first. The input d(x) in this state are the 223 message bits and the output c(x) takes the message bits.

3 For the last n - k cycles, A has the 0 value. That means, the values in the multiplexer are used in the most-right register which are the parity bits. In this research work, the registers R are deleted at the end. Each bit that goes through the multiplexer is concatenated with the previous one. In other words, at the end of each cycle, the code is constructed from the message and 32 parity bits [49].



**Figure 7.** Systematic cyclic encoder LFSR circuit. d(x) is the data input and c(x) is the coded word.

Writing on a page of the NAND flash chip was performed in portrait orientation as shown in Figure 8. The reason it is available this way is because it takes advantage of the logical operations of the LFSR. In the next section, writing on the NAND flash memory chip is described.



**Figure 8.** The orientation of each code was done vertically as shown. A byte has 8 bits, therefore the number of codes is 64.

#### 2.3. Data Writing

For the writing operation is required to send a command to the datalogger in order to perform the desired operation. To perform a write in a page is necessary to erase the block's page. The erase operation is done out of the water when there is no more storage space. The erase time is not considered in the average performance because the memory chip is erased before the glider is submerged, then it is only written to NAND flash in which there will be no erase operations. In order for all data received by serial to be stored in the NAND flash memory chip, data encoding and writing operations in NAND flash must be performed in parallel with serial data reception. To achieve this, the DMA module is used for serial reception. Figure 9 shows the general DMA module diagram. There are three DMA channels. Initially, the datalogger used two modules: one for reception and the other for serial transmission. However, the bottleneck in reading NAND flash is decoding, and therefore we do not occupy DMA in serial transmission. Each DMA channel has three registers: the source address, the destination address, and the transfer size. For DMA channel 1, the source address is the serial UART RX buffer, the destination address is a vector where a message of k bytes is temporarily stored, which is the transfer size. USCI\_A1 receive interrupt flag


USCI\_A1 transmit interrupt flag conro


and

iority

Source address


Destination address Transfer size





The block diagram for the write protocol of the NAND flash unit is described in Figure 10. Concurrent operations are performed, the CPU controls the send of commands to NAND flash for writing, reading, and erasing operations. In the other hand, the DMA performs serial reception. In Figure 10, the source address of the DMA is the RX buffer and all data that are received by serial bus through the vector m of k bytes. At the same time, the BCH encoder adds parity bits to vector m, the message and parity bytes are temporarily stored in a 255-byte vector c so that they are then stored in the  $m_{pag}$  vector that corresponds to a complete page of 2040 bytes. Then, data are stored in a NAND Flash memory page.

To write to the NAND flash memory chip first of all, the pointer that contains the last write address must be read. In case it is the first write operation, the pointer should be in the logical zero write address. In case there has been any loss of electrical power, the write address should have been updated during the last write cycle. After reading the pointer, the messages are received by the microcontroller by serial at 115200 baud. In order to receive the data and concurrently perform the encoding and writing in NAND Flash, the Direct Memory Access DMA module is required. Two states were used to activate channel 1 of the DMA:  $DMA1_0$  and  $DMA1_1$ . These states are for the microcontroller to perform the function of activating channel 1 of the DMA, which has as its source a UART RX buffer, as its destination a message vector *m* and a size transfer of 223 bytes.




**Figure 10.** Data writing block diagram. The information is received via serial and stored in the vector *m* of the DMA module. In parallel, the information is encoded, and the NAND flash memory chip is written.

For the underwater glider, there are two different write operations. The first operation is the configuration data of the glider, which are stored on the first page of the first block of NAND flash memory chip. The other write operation corresponds to the storage of variables provided by mission. Metadata and regression coefficients that may be required for future maintenance of the submarine glider are also stored. In case the potential power loss failure occurs, a record of the last write address is kept stored in the flash memory chip of the microcontroller and from this address, writing is started each time the datalogger is used. When the microcontroller turns on, the first thing that is done is to read a pointer with the last writing address of the NAND flash memory chip. This block address is assigned to a location in the flash memory of the microcontroller. Each time a complete block is written, the flash memory location updates the last block written.

The writing operation begins when the datalogger receives a write command via serial bus. The writing process is visualized in the state diagram of Figure 11. The write operation begins by reading the pointer that contains the last physical address written to NAND flash memory. Then, the  $DMA1_0$  state which activates channel 1 of the DMA to receive 223 bytes of message via serial UART. Then, it goes to the INI state and remains there as long as channel 1 of the DMA again and immediately goes to the COD state which encodes the 223 × 8-bit vector that was acquired by the DMA, at this time, both the encoding and the data reception are executed in parallel. To avoid overwriting information due a power failure, a pointer indicator of the last page and last block written is updated in the Pointer state. In this way, in case of power loss, the previously stored information is not corrupted. Then, it returns to the INI state which again waits for channel 1 of the DMA to be inactive. The iterations continue until the last cycle is reached, in which the last bytes are received, which, once the information is encoded, fills a page of NAND Flash memory chip. After the NAND flash memory is written, the last written address pointer is updated.

To continue writing in the NAND flash memory the WRT signal is needed. In the case of continuing writing, it re-activates channel 1 of the DMA to receive, encode, and finally write to the NAND Flash memory. In the case that the period of time in the falling and rising edge of R/B# could be fast, the microcontroller could cycle waiting for the falling edge of R/B#. Therefore, a step is not put to wait for that fallinf edge. Instead, the result of the 0x70 command is awaited; thus, the microcontroller does not remain cycled. In the case of not continuing to write, then it goes directly to the COD state to encode, then to the WR\_NF state to write in NAND Flash and the writing process is finished.



**Figure 11.** Finite state machine of writing in NAND Flash for writing. For the encoding and writing process of the NAND flash chip it is necessary to activate the DMA process. Note that the pointer reading process must be done before writing begins. At the end of writing, the pointer address always needs to be updated.

#### 2.4. Data Read

For data reading, DMA was not used as the decoding time was higher than the data reading time, so the operations of reading and decoding a NAND flash page cannot be


performed on the microcontroller concurrently. In the case of reading NAND flash memory, the bottleneck is decoding and there is no significant improvement between using DMA or not using it. However, the reading process is not critical except that as in writing, a falling edge of R/B# event occurs and can be very fast. Instead of waiting for the falling edge and then the rising edge of R/B#, a delay time is placed. This prevents the microcontroller from waiting for the falling edge of R/B#. The data read from the NAND Flash memory are temporarily stored in a vector *R*, which contains the codes stored by the encoder: message and parity bits. Once the memory chip is read and the R vector of 2040 bytes (8 × 255 bytes) is filled, the decoding composed of the following:

- 1 Syndrome computation.
- 2 Computing of the coefficients of the error locator polynomial.
- 3 Finding roots and reciprocals of the error locator polynomial.

With the consequence of the reciprocals of the error locator polynomial, the error vector is obtained, where the erroneous positions take a value of logic one '1' in the coefficients of the error vector. The error vector is represented as the polynomial:

$$e(x) = e_0 + e_1 x + e_2 x^2 + \dots + e_{n-1} x^{n-1}$$
(9)

Then, the XOR operation between vector e and R is performed to obtain the CP vector that contains the decoding of the vector received from the NAND flash memory chip. In case the error correction capability is greater than the added errors, which in our case are a maximum of 4 errors, then the CP vector will be the same as  $C_{PAG}$ , which is the code written in the NAND flash memory chip. As can be seen in Figure 12, the 2040-byte CP code is processed and the parity bits are removed. Then, the transmission consists on send 1784 (8 × 223) bytes. These data are of interest to the user: the message.



**Figure 12.** Block diagram of the reading NAND flash memory chip process. If the correction capability is grater than the errors, the error vector *e* contains the erroneous bits to be corrected.

The syndrome calculation is the very first step to perform the decoding process which involves replacing the value  $\alpha^i$  in the polynomial expression r(x).  $\alpha^i$  are elements of the  $GF(2^8)$  generated by a primitive polynomial p(x). The replacement is

$$S_i = r(\alpha^i) \tag{10}$$

where i = 1, 2, ..., 2t, for our case, i = 1, 2, 3, 4, 5, 6, 7, 8, having eight elements for the syndrome  $S_1, S_2, ..., S_8$ . To determine the coefficients  $\Lambda_i$  of the error locator polynomial  $\Lambda(x) = 1 + \Lambda_1 x + \cdots + \Lambda_{n-1} x^{n-1}$ , a Peterson's algorithm with a correction of t = 4 is used, the equation to solve is  $A \cdot \Lambda = S$  that can also be written as follows:

Once the coefficients of the error locator polynomial are determined, its associated roots are now estimated. Therefore, the found polynomial is

$$\Lambda(x) = 1 + \Lambda_1 x + \Lambda_2 x^2 + \Lambda_3 x^3 + \Lambda_4 x^4$$
(12)

To calculate each root, x is substituted by the value of the Galois-extended-field roots. This process is implemented to find all roots is the Chien algorithm where each value x is substituted in the error locator polynomial. The values of x that are substituted are

$$x = 1, x = \alpha, x = \alpha^2, \dots, x = \alpha^{254}$$
 (13)

When  $\Lambda$  is obtained to the substitution of the every element of the extensive Galois field, then that element is a root. After finding the roots, the reciprocals of each of the roots are obtained, these inverses indicate the error positions. Each of these error positions generates the error pattern polynomial that is added to the received word r(x) to obtain the code c'(x). In the case that correction capability was greater than the number of errors, c'(x) represents the code stored in the NAND flash memory chip.

$$c'(x) = r(x) + e(x)$$
 (14)

# 3. Results

The printed circuit board for the datalogger is illustrated in Figure 13 which shows the components such as the microcontroller, the NAND flash memory unit, and the communication ports. We performed three tests to validate the correct operation of the datalogger. The first test corresponded to the writing of the NAND flash memory chip. The second test was for reading the NAND flash memory chip simulating up to 4 errors for every 255 bits of code. The third test was for the power consumption of the datalogger. Finally, we describe a final test in a sea mission.




Figure 13. Datalogger printed circuit board.

The NAND flash writing test is very important because the storage of all data depends on it. The sum of encoding and writing times in NAND flash must be less than the reception of serial data. The second test for reading NAND flash with four errors has the target of knowing the time it takes to perform this operation in the case of the largest possible number of errors to be corrected by code. In the third test, 1, 2, 3, and 4 errors per code were added to corroborate the correction capability, to know the behavior of the decoding time by number of errors, and to find a relationship between the number of errors and the decoding time, and thereby obtain a characterization.

#### 3.1. Results for the Writing of the NAND Flash Unit

The data transmission from the sensor monitoring system sends an average of 128 B/s. If the transmissions were to be carried out at 1280 baud, which would be the minimum transmission speed to be able to perform lossless storage, then the microcontroller would remain working for the entire period of time. That is why the transmission is done at a standard speed of 115200 baud, so that the microcontroller has long waiting periods. This allows to use the low power mode (LPM) that is activated while the DMA is waiting for data by UART.

To find out the behavior of the datalogger in a limit situation, the transmission speed was 115200 baud and without breaks. For the write process that is related to the NAND flash memory chip with serial data transmission, the state diagram was presented in

Figure 11. The process of data writing in the NAND flash unit was carried out every 255 bytes, therefore a random write process for the NAND flash memory unit is employed. The first random write was realized on the address columns that are defined in the interval 0–254. The second random write process was defined in the interval 255–509, while the third random write goes from 510 to 764 and so on until the last write goes from 1785 to 2039.

The DMA UART receive operation was performed in parallel with the encoding operations, writing to NAND flash, writing the last page accessed from NAND flash, and waiting for the next command. In order for the information to be stored without loss, the period time of the operations performed by the CPU is required to be less than the RX data reception operation performed by the DMA module. The mean of the time periods in the operations were obtained, and the summary of times for NAND flash writing taking the data by serial at 115200 baud is presented in Table 4 and in Figure 14. It can be seen that

$$t_{COD} + t_{NF} + t_{LA} + t_{LPM} \le t_{RX} \tag{15}$$




Figure 14. Timing diagram for writing NAND flash memory at 115200 baud.

Where  $t_{COD}$  is the encoding time by the BCH code,  $t_{NF}$  is the time for the basic sequence of NAND flash writing operation,  $t_{LA}$  is the period of time to storage the address of the last page accessed, and  $t_{LPM}$  is a timeout of the data by the UART receiving port. The sum  $t_{COD}$ ,  $t_{NF}$ , and  $t_{LPM}$  must be less than the reception time by UART  $t_{RX}$ . The period of time for writing in the memory flash of the microcontroller is  $t_{LA} = 1.32$  µs and represents a very small period of time compared to the times  $t_{COD}$ ,  $t_{NF}$ ,  $t_{LPM}$  and  $t_{RX}$ .

Table 4. Summary of times for writing in NAND Flash at 115200 baud rate.

Brand	Operation	Time [ms]
t <sub>COD</sub>	BCH coding (255, 223, 4)	4.31
$t_{NF}$	511 bytes NAND Flash writing	0.85
$t_{LA}$	Storage of the last page in NAND flash accessed	0.00132
$t_{LPM}$	Low power mode	0.39
$t_{RX}$	UART reception (115200 baudios)	5.55

There is a Low-Power Mode time  $t_{LPM}$  in which the microcontroller sleeps until an interruption UART is performed. In Figure 14, it can be seen that every time 255 bytes are joined, a partial writing of the NAND Flash page is performed. The partial writing had to be done because if it was sent in a single 2040 packet, the sum  $t_{COD} + t_{NF}$  would be greater than  $t_{RX}$  and it would not store in real-time.


## 3.2. Results for the Reading of the NAND Flash Unit

The second test corresponding to reading the data was performed for 115200 baud rate. The reading was done by mutating four bits per code in order to analyze the time for maximum correction capability. The sum of the memory reading and decoding times is higher than transmission, however the parallelism in the read operations is not critical as the read operation is performed after the glider operation (see Table 5).

Brand	Operation	Time [ms]
RNF	NAND Flash page reading	13.1
DEC	Decoding four errors	2032
TX	UART transmission (115200 bauds)	44.36
WT	Waiting	1987

Table 5. Summary of times for reading NAND Flash at 115200 baud rate.

To test the BCH error correcting code, 0, 1, 2, 3, and 4 errors were added. The tests were performed in a way that there was exactly the same amount of errors in each code, with this, a homogeneous result would be obtained for a certain amount of errors, and with it, the decoding time in a certain correction capability. The result of reading the data decoding by BCH can be seen in Figure 15. It can be seen that as the errors increase, the decoding time also increases. It can be seen that the decoding time is proportional to the number of errors corrected. The decoding time increases because more operations are required to find the errors.



**Figure 15.** The decoding time increases if there is more probability of bit errors. If the read time increases, it is possible to predict the degradation of the NAND flash chip.

#### 3.3. Datalogger Consumption

To test the power consumption of the datalogger, the electrical current consumption was monitored for a write operation of the NAND flash memory chip in a flight mode operation. The power consumption of the datalogger during the information storage operation, and taking the data via serial at 115200 baud, is 1.6 mW. It means that if we use two batteries in series of 1.5 V and 3000 mAh each one, you would occupy the datalogger for more than 7 months.

Regarding the consumption of microcontroller resources, the consumption of the microcontroller can be viewed in Table 6. The percentage of use of RAM and FLASH of the microcontroller is quite low. The resource still available can be used for other functions, for example, to restore values that are in flash and these are required to restore the datalogger to some original value, bad block addresses, wear leveling algorithms such as garbage collection, etc.

Table 6. Consumption of the microcontroller memory.

Means	Available	Used	Percentage of Use
RAM	8192	3082	37%
FLASH	65,536	5440	8%

# 3.4. Final Test in Sea Mission

We carried out a first test of our glider at sea, specifically in the Bay of Todos Santos in Ensenada, Baja California, Mexico. Figure 16 shows the glider emerging from the depths of the sea. Seven successful tests were carried out at a depth of up to 50 m. However, in the last test, the glider antenna did not withstand the pressure of 50 m. Therefore, the tests at that depth were concluded. The test allowed us to obtain important information about the glider operation, to be able to improve it. The operation of the datalogger went as expected during the mission.



**Figure 16.** Glider emerging from the depths of the sea in the Bay of Todos Santos in Ensenada, Baja California, Mexico.

# 4. Discussion

Submarine gliders have several systems such as buoyancy engine, internal and oceanographic variables system, and others. The integration of the system sensors generates a large volume of data. Our design points carrying out the different glider operation stages with a dedicated storage system are necessary. Moreover, our datalogger facilitates the storage operation avoiding data lost. For the design of the storage system software, it is necessary to take into account the different failure modes in order for the system to be robust. Faced with different failure modes, the developed datalogger has the following characteristics that gave satisfactory storage support:


- The BCH module that correct 4 errors for every 255 bits functions without data lost due to it functioning in parallel to the data collection and because the ECC avoids the error in the CHIP with a *CEP*<sub>out</sub> of 3%.
- A layer to detect bad blocks that avoids the writing or erasing in blocks that could not be useful.
- A protocol that updates an addressing writing pointer every writing operation. In a power loss event, writing starts at the last address.

Even with these characteristics, it is possible to identify, not necessarily disadvantages, but some limitations for the datalogger that are described below. Due to the vertical arrangement of the messages, the size of 2112 bytes of a page (2048 of data area and 64 of spare area), and because the length of an ECC code is 255 bit, the number of codes that could enter a page is  $\eta = 2112/255 = 8$ . Therefore, the number of bytes of data on a page is  $\eta * 223 = 1784$ . The fraction of the page that can be used for data is 1784/2048, that is to say, 87%. The fact that ECC codes and page size are power of 2 numbers does not necessarily mean that the efficiency of use of the entire page is 100%. However, the 87% represents a high usage percentage of a page memory chip and the ECC avoids the errors in data storage.

The maximum storage period is also limited by the sample rate, sample length, and the memory capacity used. For a sample rate f in samples/minute, a sample length L in bytes and a memory chip storage capacity C in MB, the period in days that can be store is

$$P = \frac{1784 \times 1024^2 \times C}{2048 \times 60 \times 24 \times L \times f} = \frac{28544 \times C}{45 \times L \times f}$$
(16)

Figure 17 shows the maximum period time in days of the limit for different storage capacities of the chosen chip. For our case using 1GB NAND flash, a sample rate of 30 samples per minute and 256 bytes per sample, the time limit is 84 days. The graph in Figure 17 shows us that if we use an storage capacity of 512 GB, you could use the datalogger for more than 40,000 days. It points that you can increase the sampling velocity or even the sampling size.



**Figure 17.** Maximum storage period for different capacities that can be achieved in NAND flash memory units. For a storage capacity of 1 GB, 30 samples per minute, and length of 256 bytes per sample, it is possible to achieve a storage time of 84 days. In case a storage was done on a larger capacity NAND flash memory like 512 GB, then it could be stored for more than 40,000 days.

Other results indicate that one bit per  $4.1 \times 10^{10}$  bits will be wrong. This number represents the uncorrectable bit error rate (UBER). At the memory chip level, there would be 3 bad chips for every 100 chips. Is important to say that a bad chip is one that has at least one wrong bit. When NAND flash memory begins to degrade, the probability of errors increases and more correction capacity is required. However, the degradation time will not occur for practical purposes. An analysis of Figure 15 indicates that it is possible to predict the moment when memory begins to degrade. If the number of errors increases, then the decoding and the reading times increase too. One cycle of operation is when the datalogger erases a NAND flash memory chip block, and, next, it writes data on one page of this block.

Thus, the degradation process of the NAND flash memory chip starts with many cycles of write and erase operations. The MLC-type NAND flash memory chips have 2 bits per cell, and the degradation process starts up to around 3000 read and write cycles.

The number of bits that must be added to a NAND flash memory chip reduces the life of the device; that is, it degrades it more quickly. For most memory chips discussed in Figure 17, the minimum ECC required for data protection is approximately 40 bits per 1117 bytes. Our datalogger adds 32 bits for every 255 bytes. However, this relation is adequate for practical purposes because the underwater glider will not reach 3000 write and erase cycles during its useful life.

# 5. Conclusions

The development of a datalogger for instrumented equipment such as an underwater glider represents a real challenge. The challenge is that the datalogger must have software and hardware capable of tolerating different failure modes, such as storing correctly in case of power loss or errors inherent to the NAND flash storage device.

We presented a novel design of different layers of software integrated into a datalogger: reception, error control, and storage logic for the different glider operations. The design of the datalogger was based on a NAND flash memory chip and an MSP430 microcontroller. The advantages achieved in this work are as follows: (a) Reception and storage of calibration variables and external signals monitored in different sections of the memory, and for different operating states of the underwater glider. (b) Failure protocol integration due to loss of electrical power. (c) Low cost and high datalogger storage speed that statistically presents 100% information reliability for the tests performed. (d) Datalogger with an UBER of  $2.4 \times 10^{-11}$ .

The present work is a pragmatic solution of a relatively small size storage system for underwater gliders. This datalogger can be integrated not only with a submarine glider, but with any instrumented equipment for the marine environment with similar failure modes such as instrumented buoys or measuring instruments where physical storage space is reduced. The datalogger was built with inexpensive devices as well as being readily available for the scientific area.

Author Contributions: Conceptualization, D.D.L.-G. and N.A.R.-O.; Formal analysis, D.D.L.-G., N.A.R.-O., and G.R.-L.; Investigation, D.D.L.-G., N.A.R.-O., L.B.-R., and J.L.S.-G.; Methodology, D.D.L.-G., J.A. S.-C., N.A.R.-O., and T.S.-J.; Project administration, T.S.-J., J.A.S.-C., and N.A.R.-O.; Resources, T.S.-J. and J.A. S.-C. ; Software, D.D.L.-G., N.A.R.-O., and L.B.-R.; Validation, J.L.S.-G. and T.S.-J.; Visualization, D.D.L.-G., N.A.R.-O., and J.A.S.-C.; Writing original draft, D.D.L.-G. and N.A.R.-O. All authors have read and agreed to the published version of the manuscript.

**Funding:** This research has been funded by the Mexican National Council for Science and Technology— Mexican Ministry of Energy—Hydrocarbon Fund, project 201441. This is a contribution of the Gulf of Mexico Research Consortium (CIGOM). We acknowledge PEMEX's specific request to the Hydrocarbon Fund to address the environmental effects of oil spills in the Gulf of Mexico.

**Acknowledgments:** The first author would also like to thank Telmex Foundation for the support given during the postgraduate studies. The authors would like to thank Elizabeth Gold, for her help in improving the English manuscript.

Conflicts of Interest: The authors declare no conflicts of interest.

## References

- Albaladejo, C.; Soto, F.; Torres, R.; Sá'nchez, P.; Ló'pez, J. A Low-Cost Sensor Buoy System for Monitoring Shallow Marine Environments. Sensors 2012, 12, 9613–9634. [CrossRef] [PubMed]
- Eichhorn, M.; Ament, C.; Jacobi, M.; Pfuetzenreuter, T.; Karimanzira, D.; Bley, K.; Boer, M.; Mehde, H. Modular AUV system with integrated real-time water quality analysis. *Sensors* 2018, 18, 1837. [CrossRef]
- 3. Font, D.; Tresanchez, M.; Siegentahler, C.; Pallejà, T.; Teixidó, M.; Pradalier, C.; Palacin, J. Design and Implementation of a Biomimetic Turtle Hydrofoil for an Autonomous Underwater Vehicle. *Sensors* **2011**, *11*, 11168–11187. [CrossRef]
- Jones, D.O.B.; Gates, A.R.; Huvenne, V.A.I.; Phillips, A.B.; Bett, B.J. Autonomous marine environmental monitoring: Application in decommissioned oil fields. *Sci. Total Environ.* 2019, 668, 835–853. [CrossRef]

- 5. Küsel, E.T.; Munoz, T.; Siderius, M.; Mellinger, D.K.; Heimlich, S. Marine mammal tracks from two-hydrophone acoustic recordings made with a glider. *Ocean Sci.* 2017, *13*, 273–288. [CrossRef]
- Bruce, T.; Morris, C.; Kershner, L.A.; Holser, R.; Costa, D.; Flikkema, P.G.; Shafer, M.W. Development of a datalogger for assessment of solar energy harvesting in submarine environments. In Proceedings of the OCEANS 2017-Anchorage, Anchorage, AK, USA, 18–21 September 2017.
- Rodríguez, J.; Castañeda, H.; Gordillo, J.L. Design of an Adaptive Sliding Mode Control for a Micro-AUV Subject to Water Currents and Parametric Uncertainties. J. Mar. Sci. Eng. 2019, 7, 445. [CrossRef]
- Manley, J.; Willcox, S. The Wave Glider: A Persistent Platform for Ocean Science. In Proceedings of the OCEANS'10 IEEE SYDNEY, Sydney, NSW, Australia, 24–27 May 2010. [CrossRef]
- 9. Wang, Z.; Yu, C.; Li, M.; Yao, B.; Lian, L. Vertical Profile Diving and Floating Motion Control of the Underwater Glider Based on Fuzzy Adaptive LADRC Algorithm. *J. Mar. Sci. Eng.* **2021**, *9*, 698. [CrossRef]
- Rubio-Polania, J.C.; Torruco-Gómez, D.; González-Solis, A.; Ordaz, J.; Caamal-Jiménez, Y. Benthic megafauna of outer margins of the continental shelf of Yucatan Peninsula. *Reg. Stud. Mar. Sci.* 2018, 24, 184–195. [CrossRef]
- 11. Duran, R.; Beron-Vera, F.J.; Olascoaga, M.J. Extracting quasi-steady Lagrangian transport patterns from the ocean circulation: An application to the Gulf of Mexico. *Sci. Rep.* **2018**, *8*, 5218. [CrossRef] [PubMed]
- 12. Nelson, J.R.; Grubesic, T.H. The Implications of Oil Exploration off the Gulf Coast of Florida. J. Mar. Sci. Eng. 2018, 6, 30. [CrossRef]
- Orozco-Muñiz, J.P.; Salgado-Jimenez, T.; Rodríguez-Olivares, N.A. Underwater Glider Propulsion Systems VBS Part 1: VBS Sizing and Glider Performance Analysis. J. Mar. Sci. Eng. 2020, 8, 919. [CrossRef]
- 14. Xu, C.; Hu, J.; Chen, J.; Ge, Y.; Liang, R. Sensor Placement with Two-Dimensional Equal Arc Length Non-Uniform Sampling for Underwater Terrain Deformation Monitoring. *J. Mar. Sci. Eng.* **2021**, *9*, 954. [CrossRef]
- 15. Hwang, J.; Bose, N.; Fan, S. AUV Adaptive Sampling Methods: A Review. Appl. Sci. 2019, 9, 3145. [CrossRef]
- 16. Sun, J.; Hu, F.; Jin, W.; Wang, J.; Wang, X.; Luo, Y.; Yu, J.; Zhang, A. Model-Aided Localization and Navigation for Underwater Gliders Using Single-Beacon Travel-Time Differences. *Sensors* **2020**, *20*, 893. [CrossRef] [PubMed]
- 17. Meyer, D. Glider Technology for Ocean Observations: A Review. Ocean. Sci. Discuss. 2016, 1–26. [CrossRef]
- Langeland, T.; Cook, J.; Tjøstheim, S.; Kristiansen, T.; Fonnes, G.; Lampe, O.D.; Pedersen, G.; Camus, L. A Data Management Platform for Data Harvesting and Analysis from Autonomous Marine Measurement Platforms. In Proceedings of the OCEANS 2019—Marseille, Marseille, France, 17–20 June 2019. [CrossRef]
- Verfuss, U.K.; Aniceto, A.S.; Harris, D.V.; Guillespie, D.; Fielding, S.; Jiménez, G.; Johnston, P.; Sinclair, R.R.; Sivertsen, A.; Solbo, S.A.; et al. A review of unmanned vehicles for the detection and monitoring of marine fauna. *Mar. Pollut. Bull.* 2019, 140, 17–29. [CrossRef]
- Ji, C.; Englehardt, J.D.; Beegle-Krause, C.J. Design of Real—Time Sampling Strategies for Submerged Oil Based on Probabilistic Model Predictions. J. Mar. Sci. Eng. 2020, 8, 984. [CrossRef]
- Ferri, G.; Cococcioni, M.; Alvarez, A. Mission planning and decision support for underwater glider networks: A sampling on-demand approach. *Sensors* 2016, 16, 28. [CrossRef]
- 22. Cho, H.; Jeong, S.K.; Ji, D.H.; Tran, N.H.; Vu, M.T.; Choi, H.S. Study on control system of integrated unmanned surface vehicle and underwater vehicle. *Sensors* 2020, 20, 2633. [CrossRef]
- Manley, J.; Brager, E.; Woolhiser, B. Monitoring Marine Mammal Acoustics Using Wave Glider. In Proceedings of the OCEANS 2010 MTS/IEEE SEATTLE, Seattle, WA, USA, 20–23 September 2010. [CrossRef]
- Rogers, E.O.; Gunderson, J.G.; Smith, W.S.; Denny, G.F.; Farley, P.J. Underwater Acoustic Glider. In Proceedings of the 2004 IEEE International Geoscience and Remote Sensing Symposium (IGARSS), Anchorage, AK, USA, 20–24 September 2004. [CrossRef]
- Schuyler, T.J.; Gohari, S.M.; Pundsack, G.; Berchoff, D.; Guzman, M.I. Using a balloon-launched unmanned glider to validate real-time WRF modeling. *Sensors* 2019, 19, 1914. [CrossRef] [PubMed]
- Page, B.R.; Lambert, R.; Mahmoudian, N.; Newby, D.H.; Foley, E.L.; Kornack, T.W. Compact Quantum Magnetometer System on an Agile Underwater Glider. Sensors 2021, 21, 1092. [CrossRef] [PubMed]
- 27. Luan, S.; Williams, I.; Maslik, M.; Liu, Y.; De Carvalho, F.; Jackson, A.; Quiroga, R.; Constandinou, T. Compact standalone platform for neural recording with real-time spike sorting and data logging. *J. Neural Eng.* **2018**, *15*, 046014. [CrossRef]
- 28. Yuh, J.; Marani, G. Blidberg, D.R. Applications of marine robotic vehicles. Intel Serv. Robot. 2011, 4, 221–231. [CrossRef]
- 29. Sahu, S.; Nag, D.; Rudra, S.; Swain, S.; Biswas, S.; Das, S.; Sahu, P.K. Design and fabrication of data logger to measure the ambient parameters in gas detector. *J. Instrum.* 2017, *12*, C05006. [CrossRef]
- Folea, S.; Mois, G.; Hulea, M.; Miclea, L. Data logger for humidity and temperature measurement based on a programmable soc. In Proceedings of the IEEE International Conference on Automation, Quality and Testing, Robotics, Cluj-Napoca, Romania, 22–24 May 2014. [CrossRef]
- Kumar, V.S.; Chakravarthi, M.K. MSP430 data logger: An implementation for stress measurement in concrete structures. In Proceedings of the 10th International Conference on Intelligent Systems and Control (ISCO), Coimbatore, India, 7–8 January 2016. [CrossRef]
- 32. Rodrigues Alves, M.B.; de Andrade, A.F.C.; de Arruda, R.P.; Batissaco, L.; Florez-Rodriguez, S.A.; Marcele, B.M.; Andrade Torres, M.; Lançoni, R.; Mouro Ravagnani, G.; do Prado Filho, R.R.; et al. Recovery of normal testicular temperature after scrotal

heat stress in rams assessed by infrared thermography and its effects on seminal characteristics and testosterone blood serum concentration. *Theriogenology* **2016**, *86*, 795–805. [CrossRef]

- Kobsar, D.; Olson, C.; Paranjape, R.; Hadjistavropoulos, T.; Barden, J.M. Evaluation of age-related differences in the stride-to-stride fluctuations, regularity and symmetry of gait using a waist-mounted tri-axial accelerometer. *Gait Posture* 2014, 39, 553–557. [CrossRef]
- 34. Sparkfun. Available online: https://learn.sparkfun.com/tutorials/logomatic-hookup-guide?\_ga=2.76200150.2135334056.1635 008038-1183853815.1635008038 (accessed on 15 September 2021).
- Mahzan, N.N.; Omar, A.M.; Rimon, L.; Noor, S.Z.M.; Rosselan, M.Z. Design and Development of an Arduino Based Data Logger for Photovoltaic Monitoring System. *Int. J. Simul. Syst. Sci. Technol.* 2017, 17, 15.1–15.5. [CrossRef]
- Hadiatna, F.; Hindersah, H.; Yolanda, D.; Triawan, M.A. Design and implementation of data logger using lossless data compression method for internet of things. In Proceedings of the 6th International Conference on System Engineering and Technology (ICSET), Bandung, Indonesia, 3–4 October 2016. [CrossRef]
- Harini, C.; Keerthi Priya, B.; Rama Koti Reddy, D.V. Implementation of Program Page, Read Page and Block Erase Operations in NAND Flash Memory Controller. In *Microelectronics, Electromagnetics and Telecommunications, Proceedings of the Fifth ICMEET, Visakhapatnam, India, 6–7 December 2019*; Chowdary, P.S.R., Chakravarthy, V.V.S.S.S., Anguera, J., Satapathy, S.C., Bhateja, V., Eds.; Springer Nature: Visakhapatnam, India, 2019; pp. 499–506. [CrossRef]
- Toshiba NAND vs. NOR Flash Memory Technology Overview, Toshiba America Electronic Components. 2006. Available online: http://www.chips.toshiba.com (accessed on 17 June 2019).
- 39. Bez, R.; Camerlenghi, E.; Modell, A.; Visconti, A. Introduction to Flash memory. Proc. IEEE 2003, 91, 489–502. [CrossRef]
- 40. Floyd, T.L. Memorias y almacenamiento. In *Fundamentos de Sistemas Digitales*, 9th ed.; Pearson Prentice Hall: Madrid, Spain, 2006; pp. 600–678.
- 41. Schroeder, B.; Merchant, A.; Lagisetty, R. Reliability of nand-Based SSDs: What Field Studies Tell Us. *Proc. IEEE* 2017, 105, 1751–1769. [CrossRef]
- 42. Zhou, J.; Huang, Z.; Liu, C.; Su, S.; Zhang, Y. Information-Dispersion-Entropy-Based Blind Recognition of Binary BCH Codes in Soft Decision Situations. *Entropy* 2013, *15*, 1705–1725. [CrossRef]
- 43. Chen, H.M.; Lee, S.Y.; Mudge, T.; Wu, C.J.; Chakrabarti, C. Configurable-ECC: Architecting a Flexible ECC Scheme to Support Different Sized Accesses in High Bandwidth Memory Systems. *IEEE Trans. Comput.* **2019**, *68*, 646–659. [CrossRef]
- 44. Micheloni, R.; Crippa, L.; Marelli, A. Error correcting codes. In *Inside NAND Flash Memories*, 1st ed.; Micheloni, R., Crippa, L., Marelli, A., Eds.; Springer: Dordrecht, The Netherlands, 2010; pp. 393–422.
- Chandrashekhara, B.S.; Sudha, K.L. FPGA Implementation of BCH Decoder for Memory Systems. In Proceedings of the International Conference on Applied and Theoretical Computing and Communication Technology (iCATccT), Coimbatore, India, 7–8 January 2016. [CrossRef]
- 46. Yathiraj, H.U.; Mahasiddayya, R.H. Implementation of BCH Code (n, k) Encoder and Decoder for Multiple Error Correction Control. *Proc. Int. J. Comput. Sci. Mob. Appl.* **2014**, *2*, 45–54.
- 47. Cypress Semiconductor Corporation. *S34ML08G1 NAND Flash Memory for Embedded;* Cypress Semiconductor Corporation: San Jose, CA, USA, 2019.
- 48. Texas Instruments. MSP430F241x, MSP430F261x, Mixed Signal Microcontroller; Texas Instruments: Dallas, TX, USA, 2007.
- 49. Yuan, J. Binary Block Codes. In *A Practical Guide to Error-Control Coding Using MATLAB®*, 1st ed.; Artech House: Norwood, MA, USA, 2010; pp. 73–109.
- 50. M. T. Incorporation. An Introduction to NAND Flash and How to Design It In to Your Next Product. 2006. Available online: https://user.eng.umd.edu/~blj/CS-590.26/micron-tn2919.pdf (accessed on 14 June 2021).
- 51. Yaakobi, E.; Ma, J.; Grupp, L.; Siegel, P.H.; Swanson, S.; Wolf, J.K. Error characterization and coding schemes for flash memories. In Proceedings of the GLOBECOM Workshops (GC Wkshps), Miami, FL, USA, 6–10 December 2010; pp. 1856–1860. [CrossRef]
- 52. Yaakobi, E.; Ma, J.; Caulfield, A.; Grupp, L.; Swanson, S.; Siegel, P.H.; Wolf, J.K. Error correction coding for flash memories. *Flash Mem. Summit* **2009**, *31*, 4–10.
- 53. Walpole, R.E.; Myers, R.H.; Myers, S.L.; Ye, K. Algunas distribuciones de probabilidad discreta. In *Probabilidad y Estadística Para Ciencias e Ingeniería*, 9th ed.; PEARSON Educación: Naucalpan de Juárez, Mexico, 2012; pp. 143–149.
- Lin, S.; Costello, D.J., Jr. Binary BCH Codes. In Error Control Coding: Fundamentals and Applications, 2nd ed.; PEARSON Prentice Hall: Upper Saddle River, NJ, USA, 2004; pp. 194–233.