Next Article in Journal
Microstructure-Based Prediction of the Elastic Behaviour of Hydrating Cement Pastes
Previous Article in Journal
Economic and Environmental Impact of Energy Saving in Healthcare Buildings
Article Menu
Issue 3 (March) cover image

Export Article

Open AccessArticle
Appl. Sci. 2018, 8(3), 441; https://doi.org/10.3390/app8030441

FPGA Implementation of a BPSK 1D-CNN Demodulator

1
,
1
,
2,3
and
4,*
1
Key Laboratory of Electronic Equipment Structure Design, Ministry of Education, Xidian University, Xi’an 710071, China
2
School of Aeronautics, Northwestern Polytechnical University, Xi’an 710072, China
3
China Academy of Space Technology (Xi’an), Xi’an 710100, China
4
School of Aerospace Science and Technology, Xidian University, Xi’an 710071, China
*
Author to whom correspondence should be addressed.
Received: 11 February 2018 / Revised: 13 March 2018 / Accepted: 14 March 2018 / Published: 15 March 2018
(This article belongs to the Section Computer Science and Electrical Engineering)
Full-Text   |   PDF [4539 KB, uploaded 3 May 2018]   |  

Abstract

In this paper, we propose a field programmable gate array (FPGA) implementation of a one-dimensional convolution neural network (1D-CNN) demodulator for binary phase shift keying (BPSK). The 1D-CNN demodulator includes two 1D-CNNs and a decision module. Discrete time series of BPSK signals are imported into the well-trained 1D-CNNs. The 1D-CNNs detect the phase shifts’ moment and type, including phase shift from 0 to π and that from π to 0. The decision module combines results of the two 1D-CNNs and outputs the demodulated data. In order to improve the efficiency of resource utilization and operation speed of the FPGA circuit, a time-delay network for convolutional calculation and a structure for piecewise approximation for the activation function were designed. To enhance the performance of the 1D-CNN demodulator, universal and diversity training data considering five impact factors were generated specially. Experimental results under different channel conditions show that the proposed demodulator has good adaptability to frequency offset and short latency. The demodulation loss of the proposed demodulator can almost be kept within 2 dB. View Full-Text
Keywords: BPSK; digital demodulation; neural networks; FPGA BPSK; digital demodulation; neural networks; FPGA
Figures

Figure 1

This is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited (CC BY 4.0).
SciFeed

Share & Cite This Article

MDPI and ACS Style

Liu, Y.; Shen, Y.; Li, L.; Wang, H. FPGA Implementation of a BPSK 1D-CNN Demodulator. Appl. Sci. 2018, 8, 441.

Show more citation formats Show less citations formats

Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Related Articles

Article Metrics

Article Access Statistics

1

Comments

[Return to top]
Appl. Sci. EISSN 2076-3417 Published by MDPI AG, Basel, Switzerland RSS E-Mail Table of Contents Alert
Back to Top