

Article

Analysis of the Mechanism and Control of the Unbalanced Operation of Three-Phase Four-Wire Inverters

Fuzhuan Wu ¹, Binyu Miao ¹, Sheng Peng ¹, ManMan Li ¹ and Shengjun Wen ^{2,*}

¹ School of Electronic Information, Zhongyuan University of Technology, Zhengzhou 450007, China; wfzh@zut.edu.cn (F.W.); miaobinyu1@163.com (B.M.); 9907@zut.edu.cn (S.P.); limanman1012@163.com (M.L.)

² School of Zhongyuan-Petersburg Aviation, Zhongyuan University of Technology, Zhengzhou 450007, China

* Correspondence: wsj@zut.edu.cn

Abstract: In this paper, a solution is proposed to the problem of the unequal phase imbalance of output voltage caused by a three-phase, four-wire, split capacitor inverter when the load is unbalanced. First, the triple-loop control strategy was used to solve the unequal amplitude problem. This method used the feedforward + feedback composite control strategy on the inductor current inner-loop and voltage mid-loop to decrease the disturbance of the power and load. And the Root Mean Square (RMS) of voltage on the outer-loop completed the control of amplitude for the three-phase voltage. Second, to solve the imbalanced phase problem, the imbalance operation mechanism of the three-phase four-wire inverter was analyzed. It is known from the analysis that the phase imbalance is related to the DC-side splitting capacitance. The function relations between the DC-side capacitance and phase angle between each phase was simulated by MATLAB. But, it was too complicated to calculate the magnitude of the capacitance value through the functional relationship. In order to simplify the design of the DC-side splitting capacitor, the relations among the imbalanced current, the voltage fluctuations of the DC-side capacitor and the harmonics of load voltage were analyzed. In addition, by following the requirement of the national standard about the harmonics of load voltage, a DC-side capacitor design was mentioned to decrease the influence of imbalanced phase. Finally, simulation and experimental results show that the three-phase load voltage is stable, the THD value is less than 3%, and three-phase voltage unbalance is less than 2%, thus verifying the effectiveness of the proposed DC-side split capacitor design and control strategy.



Citation: Wu, F.; Miao, B.; Peng, S.; Li, M.; Wen, S. Analysis of the Mechanism and Control of the Unbalanced Operation of Three-Phase Four-Wire Inverters. *Appl. Sci.* **2023**, *13*, 12253. <https://doi.org/10.3390/app132212253>

Academic Editor: Tomonobu Senjyu

Received: 9 October 2023

Revised: 30 October 2023

Accepted: 9 November 2023

Published: 12 November 2023



Copyright: © 2023 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

Keywords: DC-side capacitor design; three-closed-loop control; three-phase four-wire inverter; unbalanced loads; function fitting

1. Introduction

Traditional three-phase, three-wire inverters can cause undervoltage or overvoltage in one phase when carrying unbalanced loads [1–3]. To improve the output voltage balance of three-phase inverters with unbalanced loads, the main methods used in the literature can be divided into the following four categories: combined three-phase inverters, three-phase four-bridge arm inverters, D/Y transformers on the inverter and load side and split-capacitor, three-phase, four-wire inverters. Three-phase, four-wire split-capacitor inverters can also be widely used in grid-connected systems for power quality improvement [4–6]. Literature [4] proposes a current-feedback-based impedance shaping strategy to suppress the high-frequency resonance caused by the split-sequence control. Literature [5] analyses the three-phase four-wire split-capacitor inverter and three-phase four-bridge-arm inverter and also presents several cases of small-signal instability caused by the positive sequence, negative sequence or zero sequence. Literature [6] proposes an impedance shaping method based on complex filters and combined differential elements to improve the stability of grid-connected systems. But the above-mentioned literature does not give a method of selecting the splitting capacitor on the DC-side. Literature [7,8] proposes a combined three-phase

inverter with a circuit using three independent H-bridges so that the inter-phase circuits are independent of each other, with sigmoid P - f sag control in literature [7] and split-sequence and repetitive control in literature [8]. Literature [9,10] proposes a three-phase four-bridge arm inverter with the neutral point of the three-phase load connected to the mid-point of the fourth bridge arm as a means of controlling unbalanced currents; literature [9] uses an improved positive-sequence, negative-sequence and zero-sequence independent control strategy that is applicable to the three-phase four-bridge arm, and literature [10] proposes a control specific to the three-phase four-bridge arm. Literature [11,12] proposes the insertion of a D/Y transformer between the conventional three-phase, three-wire inverter and the load to achieve electrical isolation between the input and output. Literature [11] controls the positive and negative sequence components of the voltage, while literature [12] uses split-phase control. All of the above-mentioned control methods achieved good control results, but their circuit structures are relatively complex. Literature [13–15] proposes split-capacitor three-phase four-wire inverters, where the neutral point of the three-phase load is connected to the mid-point of the DC-side capacitor to provide a path for the unbalanced current. Literature [13] uses a DSTATCOM control method based on a dual-loop controller. Literature [14] compensates for negative and zero sequence currents, and literature [15] uses split-sequence sag control. The above control enables the inverter to output a three-phase-balanced voltage. In the above references, the circuit structure used is simple, but the modelling and analysis of the control method is relatively cumbersome, and none of them analyses the value of the capacitance of the DC-side division.

In this paper, a split capacitor three-phase four-wire inverter is used. The appropriate DC-side capacitance is selected by means of calculation and analysis. And the use of a feedforward + feedback + RMS three-closed-loop composite control strategy means that the output voltage meets national standards. The effectiveness of this method has been verified through simulation and experimentation. The circuit structure is simple, the cost is low, the control method is simple, and the system requirements can be met at the same time.

2. Three-Closed-Loop Control of an Unbalanced Three-Phase Four-Wire Inverter

2.1. Control Principle of a Three-Phase Four-Wire Inverter

The split-capacitor three-phase, four-wire inverter circuit is shown in Figure 1, and the control principle is shown in Figure 2. The voltage outer loop is operated by collecting the three-phase voltages for RMS values and then making a difference with the target value for PI regulation and multiplying the regulated output with the unit sine wave $\sin \omega t$ to obtain the instantaneous command voltages u_a , u_b and u_c , which are transformed by abc - dq coordinates to generate u^*_d and u^*_q . Then, voltage loop PI regulation and feedforward decoupling generate the command currents i^*_{dL} and i^*_{qL} for the current's inner loop. The difference between the commanded current and the coordinate transformed actual currents i_{dL} and i_{qL} for the PI regulation of the current inner loop and feedforward decoupling generates u_{rd} and u_{rq} . Finally, the SPWM technique is used to generate PWM waves to complete the control of the three-phase, four-wire inverter, three-closed-loop system [16].




Figure 1. Split-capacitor three-phase four-wire inverter circuit.




Figure 2. Three-closed-loop control block diagram.

2.2. Modelling of Three-Phase Four-Wire Inverter

The main circuit of a three-phase, four-wire inverter using an LC filter circuit is shown in Figure 1. i_{aL} , i_{bL} and i_{cL} are the currents flowing through the filter inductor; i_{La} , i_{Lb} and i_{Lc} are the currents flowing through the load; i_{ca} , i_{cb} and i_{cc} are the currents flowing through the filter capacitor, and i_{dc} is the DC-side current.

The voltage of the filter inductor is transformed by the abc – dq coordinates as follows:

$$\begin{cases} L \frac{di_{dL}}{dt} = K_{PWM}u_{rd} - u_d + \omega Li_{qL} \\ L \frac{di_{qL}}{dt} = K_{PWM}u_{rq} - u_q - \omega Li_{dL} \\ L \frac{di_{0L}}{dt} = K_{PWM}u_{r0} - u_0 \end{cases} \quad (1)$$

In Equation (1), K_{PWM} is the gain of the SPWM modulation in the frequency domain, and u_{rd} and u_{rq} are the modulating wave voltages converted to the dq coordinate system.

Similarly, the current in the filter capacitor is transformed by the abc – dq coordinates as follows:

$$\begin{cases} C \frac{du_d}{dt} = i_{dL} - i_{Ld} + \omega Cu_q \\ C \frac{du_q}{dt} = i_{qL} - i_{Lq} - \omega Cu_d \\ C \frac{du_0}{dt} = i_{0L} - i_{L0} - \omega Cu_0 \end{cases} \quad (2)$$

2.3. Control Analysis of Three-Phase Four-Wire Inverters

2.3.1. Current Loop Control

It is assumed that the system's voltage gain (the ratio of the voltage Hall) is K_u and the current gain (the ratio of the current Hall) is K_{Li} . According to Equation (1), the d-axis current control block diagram is shown in Figure 3. A feedforward signal $\omega Li_{qL}^* / K_{Li} K_{PWM}$ is added to eliminate the current coupling between the d and q axes. The addition of another feedforward control signal $u_d^* / K_u K_{PWM}$ is used to eliminate voltage disturbances to the current circuit. The current's compensation link can be designed using the P, PI or PI + LPF (low-pass filter) design; this study used the design PI + LPF (low-pass filter) method for analysis.




Figure 3. The current loop d-axis control block diagram.

Similarly, according to Equation (1), the q-axis current control block diagram is shown in Figure 4.




Figure 4. Current loop q-axis control block diagram.

Open Loop Transfer Function of the Current Loop

The open loop transfer function of the current loop system as follows:

$$G_i(s) = \frac{k_{ip}(s+z_i)}{s} \frac{K_{PWM}K_{Li}}{Ls} \frac{p_i}{s+p_i} \quad (3)$$

In Equation (3), p_i is the pole value of the low-pass filter, z_i is the zero value of the PI controller, and k_{ip} is the scaling factor of the current inner loop.

$\frac{p_i}{s+p_i}$ is the transfer function of the low-pass filter, where $p_i = 2\pi f_{ip}$. The main reason for adding a low-pass filter to the current output's feedback is to suppress the interference of the switching signals.

Selection of the Zero Pole of the Compensation Link in the Current Link

It is known from the principle of automatic control that, in order to meet the steady-state requirements of the system, the gain in the low frequency band of the Porter diagram should be sufficiently large after compensation. To ensure a suitable phase angle margin, the slope of the mid-band gain is usually taken to be -20 dB/dec. To suppress high-frequency interference signals, the slope of the high-band gain is -20 dB/dec. Therefore, the selection of the zero pole of the transfer function of the compensation link is crucial.

The compensated crossing frequency value is set as $f_{ic} = (1/8 \sim 1/10) f_s$, based on experience. Zero frequency is $f_{iz} = f_{ic}/3$. The pole frequency of the filter link is $f_{ip} = f_s/2$, where f_s is the switching frequency.

Calculation of Current Loop Compensation Link Parameters

The scale factor k_{ip} of the current loop can be derived from the amplitude of the compensated transfer function at the crossing frequency f_{ic} as one. The integration factor k_{ii} is derived from $2\pi f_{iz} = k_{ii}/k_{ip}$.

2.3.2. Voltage Loop Control

According to Equation (2), the voltage loop control block diagram is shown in Figures 5 and 6. Assuming that the response bandwidth of the current loop is greater than or equal to four times the response bandwidth of the voltage loop, the current loop can be considered a

proportional link with a gain of one when analyzing the voltage loop [17]. The voltage loop control, like the current loop control, is in the form of feedforward + feedback. The collected load current is added to the command current as a way of eliminating the interference of the load current to the voltage loop. $\omega Cu_q^*/K_u$ and $\omega Cu_d^*/K_u$ are added to eliminate the current (ωCu_d and ωCu_q) interference of the filter capacitor.




Figure 5. Voltage loop d-axis control block diagram.




Figure 6. Voltage loop q-axis control block diagram.

Open Loop Transfer Function of the Voltage Loop

According to Figures 5 and 6, the open-loop transfer function of the voltage loop designed with PI + LPF is as follows:

$$G_u(s) = \frac{k_{up}(s+z_u)}{s} \cdot \frac{1}{K_{Li}} \cdot \frac{K_u}{Cs} \cdot \frac{p_u}{s+p_u} \quad (4)$$

In Equation (4), p_u is the pole value of the filter link, z_u is the zero value of the PI regulation, and k_{up} is the scale factor of the current loop.

As with the current inner loop, $\frac{p_u}{s+p_u}$ is the transfer function of the low-pass filter, where $p_u = 2\pi f_{up}$. This has the same main function as the low-pass filter in the current loop, both of which are designed to eliminate interference from switching signals.

Selection of the Zero Pole of the Compensation Link in the Voltage Link

The selection of the zero pole of the voltage outer loop compensation link is similar to the selection of the zero pole of the current inner loop compensation link. When selecting the value of the zero pole of the outer voltage loop compensation link, the value of the zero pole of the inner current loop is used as a reference.

To meet the requirements for the amplitude and phase margin, the compensated crossing frequency $f_{uc} = f_{ic}/4$, the zero frequency $f_{uz} = f_{uc}/3$, and the filter link pole frequency $f_{up} = 2f_{uc}$ can be set.

Calculation of Voltage Loop Compensation Link Parameters

The scale factor k_{up} of the voltage loop can be derived from the amplitude of the compensated transfer function at the crossing frequency f_{uc} as one. The integration factor k_{ui} is derived from $2\pi f_{uz} = k_{ui}/k_{up}$.

2.3.3. Voltage RMS Outer Loop Control

To ensure that the output of the inverter has good voltage regulation and that the load voltage amplitude remains in balance when the three-phase load is unbalanced, the RMS control loop can be added to the voltage loop, as shown in Figure 7. The collected three-phase voltages are subjected to an RMS calculation to obtain u_{rms} and then compared with the reference value of the RMS value u_{rms}^* . After PI adjustment, the amplitude correction signal u_m is generated. u_m is then multiplied by the unit sine wave $\sin \omega t$ to obtain the three-phase instantaneous command voltages, which are transformed by coordinates to obtain the command voltages u_d^* and u_q^* .




Figure 7. Voltage RMS outer loop control block diagram.

3. DC-Side Capacitance Analysis

3.1. Effect of DC-Side Capacitance on Phase between Phases

Simulation software was used to simulate the split-capacitor three-phase four-wire inverter. An analysis of the experimental results shows that the three-closed-loop control keeps the amplitude of the three-phase output voltage stable, and the variation in the capacitance on the DC-side causes deviations between phases. Through the Cftool toolbox in MATLAB 2019B, the capacitance of the DC-side capacitor and the phase of the output voltage are fitted as a function, and thus, the DC-side capacitance is obtained as a function of the phase between each phase, using the parameters in Table 1 for simulation.

Table 1. Simulation model parameters.

Parameters	Value
DC-side voltage U_{dc}	300 V
Load phase voltage U_{an} , U_{bn} and U_{cn}	(85) 120 V
Filter inductance L	2 mH
Filter capacitor C	10 μ F
Three-phase load R_a , R_b and R_c	10 Ω , 20 Ω , 10 Ω
Load voltage frequency f	50 Hz

After fitting, it can be obtained that the DC-side capacitance is related to the phase of phase AB, as shown in Equation (5), and its function curve is shown in Figure 8.

$$f_{AB}(x) = \frac{114.2x^3 + 119000x^2 + 850.3x + 48.95}{x^3 + 793x^2 + 21150x - 5232} \quad (5)$$




Figure 8. Phase function curve between the DC-side capacitance and AB phase.

The DC-side capacitance is related to the phase between the BC phases as a function of Equation (6), and its function curve is shown in Figure 9.

$$f_{BC}(x) = \frac{125.2x^3 + 5005x^2 + 167.6x + 2.393}{x^3 + 214.5x^2 - 12550x - 129.5} \quad (6)$$




Figure 9. Phase function curve between the DC-side capacitance and BC phase.

The DC-side capacitance is related to the phase between the CA phases as a function of Equation (7), and its function curve is shown in Figure 10.

$$f_{CA}(x) = \frac{117.8x^3 - 12810x^2 - 11.21x - 2.238}{x^3 - 153.7x^2 + 4672x + 474.9} \quad (7)$$




Figure 10. Phase function curve between the DC-side capacitance and CA phase.

The DC-side capacitance can be designed according to the fitted function curve, and the DC-side capacitance can be selected to meet the system requirements. The calculated capacitance values on the DC-side obtained by this method do not differ significantly from those obtained using the method mentioned below. However, this design method is tedious, computationally intensive and has limitations. In order to obtain the size of the DC-side capacitance more easily, the following DC-side capacitance design method is proposed.

3.2. Effect of DC Voltage Fluctuations on Load Voltage

Due to the presence of the midline, when the three-phase load is unbalanced, the unbalanced current charges and discharges the DC-side capacitor, which, in turn, causes fluctuations in the DC-side capacitance voltage [18,19], which can be expressed as follows:

$$\begin{cases} u_{c1} = \frac{U_{dc}}{2} + u_c \\ u_{c2} = \frac{U_{dc}}{2} - u_c \end{cases} \quad (8)$$

In Equation (8), u_c is the AC component of the capacitive voltage on the DC-side caused by the midline current, which lags the midline current by 90° in the phase, and in order not to lose generality the following is set:

$$u_c = U_{cm} \cos(\omega t + \varphi) \quad (9)$$

U_{cm} is the amplitude of the capacitive voltage fluctuation on the DC-side, using SPWM control and assuming a modulation system of m . The duty cycle can be expressed as follows:

$$D(\omega t) = m \cdot \sin(\omega t) \quad (10)$$

Due to the fluctuation in the capacitor voltage on the DC-side, combined with Equation (8), the output load phase voltage can be expressed as follows:

$$u_o(t) = \left(\frac{U_{dc}}{2} + u_c \right) \cdot D(\omega t) \quad (11)$$

The three-phase load phase voltage can be expressed as follows:

$$\begin{cases} u_{an} = \left[\frac{U_{dc}}{2} + U_{cm} \cos(\omega t + \varphi) \right] \cdot m \cdot \sin(\omega t) \\ u_{bn} = \left[\frac{U_{dc}}{2} + U_{cm} \cos(\omega t + \varphi) \right] \cdot m \cdot \sin(\omega t - 120^\circ) \\ u_{cn} = \left[\frac{U_{dc}}{2} + U_{cm} \cos(\omega t + \varphi) \right] \cdot m \cdot \sin(\omega t + 120^\circ) \end{cases} \quad (12)$$

Transforming the above equation further provides the following:

$$\begin{cases} u_{an} = \frac{U_{dc}}{2} m \sin(\omega t) + \frac{m}{2} U_{cm} \sin(2\omega t + \varphi) - \frac{m}{2} U_{cm} \sin \varphi \\ u_{bn} = \frac{U_{dc}}{2} m \sin(\omega t - 120^\circ) + \frac{m}{2} U_{cm} \sin(2\omega t + \varphi - 120^\circ) - \frac{m}{2} U_{cm} \sin(\varphi + 120^\circ) \\ u_{cn} = \frac{U_{dc}}{2} m \sin(\omega t + 120^\circ) + \frac{m}{2} U_{cm} \sin(2\omega t + \varphi + 120^\circ) - \frac{m}{2} U_{cm} \sin(\varphi - 120^\circ) \end{cases} \quad (13)$$

In Equation (13), the first term is the positive sequence's fundamental component, the second term is the second harmonic, and the third term is the DC component. In a three-phase, four-wire inverter, unbalanced currents caused by unbalanced loads flow through the center line, resulting in fluctuations in the capacitance voltage on the DC-side. The DC-side capacitor experiences voltage fluctuations, which, in turn, cause second harmonics and DC components in the load voltage, so the DC-side capacitor design directly affects the system's performance and phase imbalance. Usually, the larger the capacitance, the smaller the voltage fluctuation. In order to effectively suppress voltage fluctuations, the capacitance value can be sized according to the requirements of the voltage fluctuations of the capacitor on the DC-side. And the magnitude of the DC-side's capacitance voltage fluctuation is related to the unbalanced current.

3.3. Effect of Unbalanced Current on Voltage Fluctuations in the DC-Side Capacitor

For the three-phase, four-wire inverter, when considering the effect of the unbalanced current I_O on the DC-side capacitor voltage, the DC-side voltage U_{dc} can be considered to be inactive, and the equivalent circuit of the system is shown in Figure 11.




Figure 11. Equivalent circuit diagram when charging and discharging a capacitor with an unbalanced current.

Let the three-phase unbalanced currents be represented by $\dot{I}_a$, $\dot{I}_b$ and $\dot{I}_c$, then the midline currents as follows:

$$\dot{I}_o = \dot{I}_a + \dot{I}_b + \dot{I}_c \quad (14)$$

Neglecting the higher harmonics and DC components of the system and considering only the fundamental components, the capacitor voltage amplitude is as follows:

$$U_{cm} = \frac{\sqrt{2}I_o}{2\omega C} \quad (15)$$

In Equation (15), I_o is the amplitude of the unbalanced current.

3.4. Determination of DC-Side Capacitance

According to the requirements of the national standard GB/T14549-1993 for harmonics in the load voltage (even harmonic content rate of 2%) and Formula (13), we can obtain the following:

$$\text{TRU}_2 = m \frac{U_{cm}}{2} / \frac{U_{dc}}{2} m = \frac{U_{cm}}{U_{dc}} \leq 2\% \quad (16)$$

$$U_{cm} = U_{dc} \cdot 0.02 \quad (17)$$

According to the maximum unbalance of the system, the current I_o in the center line can be obtained according to Equation (14). Combining Equations (15) and (17), the value of the capacitance on the DC-side is as follows:

$$C \geq \frac{\sqrt{2}I_o}{2\omega U_{cm}} = \frac{\sqrt{2}I_o}{2\omega U_{dc} \cdot 0.02} \quad (18)$$

4. Simulation and Experimental Validation

To verify the correctness of the design of the DC-side capacitance and the effectiveness of the three-closed-loop control when the load of a three-phase four-wire inverter is unbalanced, a MATLAB/Simulink model was built for simulation and analysis. The model was built according to the parameters in Table 1, and the loads were adjusted to $R_a = 30 \Omega$, $R_b = 20 \Omega$ and $R_c = 15 \Omega$ for verification. The higher harmonics and DC components of the voltage content were ignored in the calculation of the unbalanced current, and only the fundamental component was considered. Also, according to Equation (16), the amplitude of the DC-side capacitance voltage fluctuation was selected in accordance with the critical value of the national standard. In order to be better than the critical values specified in the national standard, the actual values were, therefore, taken to be approximately 1 to 1.2 times the theoretical calculated values.

The unbalanced current was calculated to be $I_o = 2.5 \text{ A}$. According to the splitting capacitance selection method proposed in this paper, after calculation, it is known that the splitting capacitance on the DC-side was $C = 919 \mu\text{F}$. When the DC-side capacitance was taken to be $500 \mu\text{F}$ (less than $919 \mu\text{F}$), the load voltage waveforms of the system from startup to stabilization and from load fluctuation to stabilization are shown in Figure 12. From the graph it can be seen that the phase deviation was large.

When the DC-side capacitance was taken to be $919 \mu\text{F}$, the load voltage waveforms of the system from startup to stabilization and from load fluctuation to stabilization are shown in Figure 13. From the graph it can be seen that the phase deviation was small.




Figure 12. Simulated waveform with a capacitance value of 500 μF .




Figure 13. Simulated waveform with a capacitance value of 919 μF .

Through the above simulation experiments, it can be shown that the three closed-loop control strategy effectively ensures the stability of the load voltage, and the DC-side capacitance selection method proposed in this paper can effectively suppress the phase error.

Within 0–0.04, the time from system start-up to stabilization, and at 0.12 s, the load voltage changed and R_b changed. from 20 Ω to 40 Ω , and, in one cycle, the system stabilized.

According to the parameters in Table 1, the experimental prototype was built, the size of the load was changed, and the load voltage waveform, THD value and voltage unbalance ε_u (%) were observed.

When the three-phase load was balanced ($R_a = R_b = R_c = 20 \Omega$) and the system was stabilized, the load power was 1084 W; at this time, the load voltage waveform and THD value are shown in Figure 14, and the voltage unbalance is shown in Figure 15.




Figure 14. Voltage waveform and THD value when the load is balanced.

Unbalance Realtime Value				
2022-06-03 08:24				
13W4V1E 100V/50Hz 500A/125V				
	A	B	C	N
V-fund	84.9964	84.9450	85.0199	3.39346
Φ(V)	0.000000	120.384	240.142	---
A-fund	0.099246	0.070353	0.078027	0.035361
Φ(A)	332.692	331.262	324.976	---
Hz	49.9932			
	U(V)	I(A)	U(V)	I(A)
V pos	84.9868	0.011757	---	---
V neg	0.152936	0.005997	0.179953	51.0089
V zero	0.181074	0.082297	0.213061	699.998

Figure 15. Voltage unbalance when the load is balanced.

Case 1: The three-phase load was adjusted to $R_a = 30 \Omega$, $R_b = 20 \Omega$, $R_c = 15 \Omega$; at this time, the load power was 1082 W, the unbalanced current was calculated to be $I_o = 2.5$ A, the DC-side capacitance was $C = 919 \mu\text{F}$ and the nominal value was taken as $1100 \mu\text{F}$ capacitance. The difference between nominal and actual values should be noted in the experiment. The load voltage waveform and THD values after system stabilization are shown in Figure 16, and the voltage unbalance is shown in Figure 17.

Case 2: The three-phase load was adjusted to $R_a = 10 \Omega$, $R_b = 20 \Omega$, $R_c = 10 \Omega$; at this time, the load power was 1806 W, the unbalanced current was calculated to be $I_o = 4.2$ A, the DC-side capacitance was $C = 1592 \mu\text{F}$, and the nominal value was taken as $1100 \mu\text{F}$ capacitance (connected to $1000 \mu\text{F}$ with two $450 \mu\text{F}$ in parallel). The load voltage waveform and THD values after system stabilization are shown in Figure 18, and the voltage unbalance is shown in Figure 19.

Case 3: The three-phase load was adjusted to $R_a = 30 \Omega$, $R_b = 20 \Omega$, $R_c = 10 \Omega$; at this time, the load power was 1324 W, the unbalanced current was calculated to be $I_o = 5.1$ A, the DC-side capacitance was $C = 1912.5 \mu\text{F}$, and the nominal value was taken as $2200 \mu\text{F}$ capacitance. The load voltage waveform and THD values after system stabilization are shown in Figure 20, and the voltage unbalance is shown in Figure 21.




Figure 16. Case 1: load voltage waveform and THD value.

Unbalance/Realtime Value 2022-06-03 09:01

P3W4VWE 100V/50Hz 500A/123V

	A	B	C	N
V-fund	85.0399	84.9775	84.9328	3.32850
φV(°)	0.000000	117.372	236.423	---
A-fund	0.101500	0.070218	0.071996	0.030238
φA(°)	0.475830	3.00275	354.778	---
Hz	49.9934			
	U(V)	I(A)	U(%)	I(%)
V pos	84.9538	0.013233	---	---
V neg	1.57135	0.007279	1.84965	55.0062
V zero	1.60262	0.081040	1.88646	612.435

Phasors Trend Event Start Rec.

Figure 17. Case 1: voltage unbalanced.




Figure 18. Case 2: load voltage waveform and THD value.

Unbalance/Realtime Value 2022-04-03 08:34				
P3W4WYE 100V/50Hz 500A/125V				
	A	B	C	N
V-fund	84.9003	84.9682	84.9321	0.000000
$\Phi(V)^\circ$	0.000000	122.248	238.362	---
A-fund	0.082529	0.073067	0.081033	0.028179
$\Phi(A)^\circ$	177.755	176.575	184.504	---
Hz	49.9935			
	U(V)	I(A)	$\epsilon_U(\%)$	$\epsilon_I(\%)$
V pos	84.9007	0.001486	---	---
V neg	1.66983	0.006196	1.96681	416.892
V zero	1.66947	0.078673	1.96638	5293.397

Figure 19. Case 2: voltage unbalanced.




Figure 20. Case 3: load voltage waveform and THD value.

Unbalance/Realtime Value 2022-04-03 09:21				
P3W4WYE 100V/50Hz 500A/125V				
	A	B	C	N
V-fund	85.0352	84.9359	84.9375	1.43431
$\Phi(V)^\circ$	0.000000	117.477	236.580	---
A-fund	0.083145	0.069286	0.070054	0.020623
$\Phi(A)^\circ$	138.626	139.434	148.189	---
Hz	49.9935			
	U(V)	I(A)	$\epsilon_U(\%)$	$\epsilon_I(\%)$
V pos	84.9424	0.002647	---	---
V neg	1.51816	0.007985	1.78728	301.664
V zero	1.51946	0.073878	1.788	---

Figure 21. Case 3: voltage unbalanced.

Through the above four sets of experiments, it can be seen that the three closed-loop control strategy can ensure that the amplitude of the three-phase load voltage is equal; at the same time, according to the Chinese national standard for the second harmonic content of the requirements of the DC-side of the splitting capacitance, it can effectively inhibit the phase imbalance, and ultimately guarantee to ensure that the output of the three-phase load voltage imbalance degree is less than 2%.

Literature [19] suggests that as the current periodically charges and discharges the split capacitor on the DC-side, causing the split capacitor to be unbalanced, this, in turn,

affects the output voltage waveform. From the analysis it was obtained that the amount of voltage deviation after stabilization of the system is as follows:

$$C = \frac{\sqrt{2}I}{\omega\Delta U} \cos \theta \quad (19)$$

In Equation (19), ΔU is the amount of split capacitor voltage deviation and $I \cos \theta$ is the magnitude of the charge/discharge current. Since a reasonable range of voltage fluctuations for the DC-side splitting capacitor is not given, the selected capacitor may not satisfy the system's need for phase rejection.

The simulation and experimental results show that, according to the method proposed in this paper, the voltage unbalance meets the requirements of the national standard GB/T 15543-2008 when the load is unbalanced, and in practical applications, the capacitor selection leaves a certain margin. The above experiments were all conducted on the experimental prototype shown in Figure 22, which included a DC power supply, a three-phase bridge, an LC filter circuit, a voltage–current Hall, a digital signal processor TMS320F28335, a TPS2014B oscilloscope to observe the load voltage waveform, and a UT285A three-phase power quality analyzer to observe the voltage unbalance.




Figure 22. Experimental prototype.

5. Conclusions

In this paper, a feedforward + feedback + RMS triple-closed-loop composite control strategy and compensation correction network were designed. The influence of the DC voltage fluctuation on the load voltage was studied. Furthermore, the relationship between the load current unbalance and DC-side capacitance voltage fluctuation was analyzed. A design method for DC-side capacitance was proposed. The simulation and experimental results show that the three-phase, four-wire inverter with triple-closed-loop composite control is able to keep the output three-phase voltage balanced and the THD value less than 3% when the load is unbalanced, which meets the national standard. Simulation and experimental results verify the effectiveness of the control method and the correctness of the capacitor design. A reference is provided for the control and DC-side capacitor design of the three-phase four-wire inverter circuit.

Author Contributions: F.W. and S.W. contributed to research idea of the study; methodology, F.W.; simulation, B.M.; validation, B.M., S.P. and M.L.; data curation, S.P. and M.L.; writing the original preparation, B.M.; writing review, F.W. and editing, S.W.; project administration, F.W.; funding acquisition, S.W. All authors have read and agreed to the published version of the manuscript.

Funding: This research was funded by the National Natural Science Foundation (No. 62073297, No. U1813201), Programs for Science and Technology Development of Henan (222102210019, 222102520024, 212102210080), Natural Science Foundation of Henan (222300420595).

Institutional Review Board Statement: Not applicable.

Informed Consent Statement: Not applicable.

Data Availability Statement: Data are contained within the article.

Acknowledgments: The authors would like to thank the Henan Province Science and Technology R&D projects, the Young Backbone Teachers in Henan Province, and the National Natural Science Foundation for their support of this work.

Conflicts of Interest: The authors declare no conflict of interest.

References

- Guo, X.H.; Chang, C.W.; Chang-Chien, L.R. An Automatic Voltage Compensation technique for Three-Phase Stand-Alone Inverter to serve unbalanced or nonlinear load. In Proceedings of the IEEE 2nd International Future Energy Electronics Conference (IFEEEC), Taipei, Taiwan, 1–4 November 2015; pp. 1–6.
- Fan, M.; Liu, H.K. Research on control method of load under the strong disturbance of wave power inverter. *Electr. Meas. Instrum.* **2015**, *52*, 78–81.
- Luo, J.; Zhang, H.; Zhang, S.; Wu, W.; Ouyang, H.; Chen, Y. Modeling and characteristic analysis of sequential impedance of three-phase off-grid inverter under unbalanced load. *Power Syst. Prot. Control* **2020**, *48*, 30–40.
- Feng, G.; Ye, Z.; Xia, Y.; Nian, H.; Huang, L.; Wang, Z. High Frequency Resonance Suppression Strategy of Three-Phase Four-Wire Split Capacitor Inverter Connected to Parallel Compensation Grid. *Energies* **2022**, *15*, 1486. [\[CrossRef\]](#)
- Feng, G.; Ye, Z.; Xia, Y.; Huang, L.; Wang, Z. Impedance Modeling and Stability Analysis of Three-Phase Four-Wire Inverter with Grid-Connected Operation. *Energies* **2022**, *15*, 2754. [\[CrossRef\]](#)
- Yang, L.; Cao, T.; Cai, Z.; Xia, X.; Jia, C.; Dong, X.; Zhang, S. Stability Analysis and Robust Control Method for LCL-Type Three-Phase Four-Wire Split Capacitor Inverter Considering Zero-Sequence Loop. *Electronics* **2022**, *11*, 3286. [\[CrossRef\]](#)
- Ren, B.Y.; Zhao, X.R.; Sun, X.D.; Yang, H. Improved droop control based three-phase combined inverters for unbalanced load. *Power Syst. Technol.* **2016**, *40*, 1163–1168.
- Yang, K.; Chen, L.; Chen, G.Z. Individual sequence control of DSTATCOM compensation for unbalanced load. *Electr. Power Autom. Equip.* **2012**, *32*, 36–41.
- Zhou, X.; Jin, X.M.; Tang, F. Improved Sequence Decomposition Control Strategy for Three-phase Four-leg Inverter with Unbalanced Load. *High Volt. Eng.* **2014**, *40*, 2504–2512.
- Sun, C.; Ma, W.M.; Lu, J.Y. Analysis of the Unsymmetrical Output Voltages Distortion Mechanism of Three-Phase Inverter and Its Corrections. *Proc. CSEE* **2006**, *26*, 57–64.
- Xu, S.G. Research into Control Method of Three-phase Inverter Power Supply Under Unbalanced Load. *J. Chong Qing Norm. Univ. (Nat. Sci.)* **2009**, *26*, 103–107.
- Cao, T.Q.; Qi, Q.; Wang, J. Study on unbalanced load of three-phase inverter. *Electr. Mach. Control* **2012**, *16*, 50–55.
- Zhou, C.; Zheng, Y.H.; Wang, X.; Li, L.X. Control strategy based on dual-loop controller for split-capacitor-type three-phase four-wire DSTATCOM. *Electr. Power Autom. Equip.* **2014**, *34*, 114–121.
- Shan, T.M.; Yang, R.G. Reactive power compensation for unbalanced current. *Electr. Power Autom. Equip.* **2004**, *24*, 26–29.
- Cheng, J.; Zhao, B.; Chen, X. Droop Control of Three-Phase Four-Wire Parallel Inverters under Unbalanced Load Condition. *Trans. China Electrotech. Soc.* **2018**, *33*, 4790–4801.
- Wang, Y.B. *Principles, Design and Engineering Practice of Advanced Power Electronics Technology*; Shandong University Press: Shandong, China, 2020.
- Xu, D.H. *Power Electronic System Modeling and Control*; China Machine Press: Beijing, China, 2006.
- Pei, X.J.; Chen, C.; Kang, Y. Analysis of Voltage Ripple and Design for DC-Link Capacitor in Three-Phase Voltage Source Inverters. *Trans. China Electrotech. Soc.* **2014**, *29*, 254–259+269.
- Chen, D.H.; Xie, S.J. Research on Current-Mode Control Half-Bridge Inverter(I)—Voltage Un-Balance of Input Capacitors. *Trans. China Electrotech. Soc.* **2004**, *19*, 85–88+51.

Disclaimer/Publisher’s Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.