



# Article GaN/Si Heterojunction VDMOS with High Breakdown Voltage and Low Specific On-Resistance

Xin Yang \*, Baoxing Duan and Yintang Yang

Key Laboratory of the Ministry of Education for Wide Band-Gap Semiconductor Materials and Devices, School of Microelectronics, Xidian University, No. 2 South TaiBai Road, Xi'an 710071, China; bxduan@163.com (B.D.); ytyang@163.com (Y.Y.)

\* Correspondence: yangxin\_xd@163.com; Tel.: +86-187-1094-8044

**Abstract:** A novel VDMOS with the GaN/Si heterojunction (GaN/Si VDMOS) is proposed in this letter to optimize the breakdown voltage (*BV*) and the specific on-resistance ( $R_{on,sp}$ ) by Breakdown Point Transfer (BPT), which transfers the breakdown point from the high-electric-field region to the low-electric-field region and improves the *BV* compared with conventional Si VDMOS. The results of the TCAD simulation show that the optimized *BV* of the proposed GaN/Si VDMOS increases from 374 V to 2029 V compared with the conventional Si VDMOS with the same drift region length of 20 µm, and the  $R_{on,sp}$  of 17.2 m $\Omega$ ·cm<sup>2</sup> is lower than 36.5 m $\Omega$ ·cm<sup>2</sup> for the conventional Si VDMOS. Due to the introduction of the GaN/Si heterojunction, the breakdown point is transferred by BPT from the higher-electric-field region with the largest radius of curvature to the low-electric-field region. The interfacial state effects of the GaN/Si are analyzed to guide the fabrication of the GaN/Si heterojunction MOSFETs.

Keywords: breakdown voltage; specific on-resistance; heterojunction; interface state; MOSFETs



Citation: Yang, X.; Duan, B.; Yang, Y. GaN/Si Heterojunction VDMOS with High Breakdown Voltage and Low Specific On-Resistance. *Micromachines* **2023**, *14*, 1166. https://doi.org/10.3390/ mi14061166

Academic Editor: Nam-Trung Nguyen

Received: 13 May 2023 Revised: 26 May 2023 Accepted: 30 May 2023 Published: 31 May 2023



**Copyright:** © 2023 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https:// creativecommons.org/licenses/by/ 4.0/).

## 1. Introduction

Power semiconductor devices, also known as electronic power devices, are the main object of power electronics research. A vertical double-diffused MOS (VDMOS) was proposed by H.W. Collins in 1979 [1,2]. However, there is a contradictory relationship between the *BV* and  $R_{on,sp}$  of VDMOS, and  $R_{on,sp}$  increases sharply with the increase in *BV*. In order to alleviate this contradictory relationship, several new structures were proposed [3–17]. With the advances in the technology, the functions of Si-based power devices are gradually approaching the limits of Si materials. In comparison to silicon, GaN, as a third-generation semiconductor material, possesses characteristics such as a wide bandgap and high critical breakdown electric field, making it the preferred material for high-frequency and high-power devices [8–12]. However, due to the technical immaturity of Si-based GaN devices in terms of source ohmic contacts and gate oxidation processes, their manufacturing poses significant challenges, resulting in difficulties achieving optimal electrode formation, greatly limiting the development and application of GaN devices [8,9].

However, challenges persist regarding the reliability of the gate oxide layer and the implementation of high-quality ohmic contacts in GaN devices. To address this issue, the introduction of heterogeneous junction structures has garnered significant attention [10,18–20]. The proposed novel VDMOS device with GaN/Si heterogeneous junction combines the advantages of GaN material's wide bandgap and high breakdown field strength. Consequently, compared to traditional silicon-based power devices, this structure can achieve a higher breakdown voltage. Additionally, the GaN/Si VDMOS device combines mature Si process technologies to enable the formation of high-quality ohmic contacts. Therefore, in contrast to Si-based GaN devices, this structure allows for the use of mature Si process technologies in gate oxide and ohmic contact, significantly reducing the manufacturing challenges and achieving high-quality gate oxide and ohmic contact [21–26].

The GaN/Si VDMOS device optimizes the contradictory relationship between BV and *R*<sub>on,sp</sub> through a breakdown point transfer technique (BPT). In traditional Si VDMOS, leakage current accumulates in area A (as shown in Figure 1), which means that the breakdown point of traditional Si VDMOS is located at the bottom of the P-base region with the largest curvature radius and the N-drift region (area A in Figure 1). When the highest electric field at this point reaches the critical breakdown field strength of Si, traditional Si VDMOS experiences breakdown in area A. In the case of GaN/Si VDMOS, the leakage current accumulates in area B (as shown in Figure 1). Although the highest electric field is formed at area A, it does not reach the critical breakdown field strength of the GaN material in GaN/Si VDMOS. Instead, the lower electric field in area B eventually reaches the critical breakdown field strength of Si under a high drain voltage, causing breakdown in area B of GaN/Si VDMOS. This means that the breakdown in SiC/Si VDMOS devices are transferred from area A with the largest curvature radius to area B through the breakdown point transfer technique, similar to RESUEF and REBULF technologies, by reducing the highest electric field to improve BV. While breakdown still occurs in the Si material, the breakdown voltage of GaN/Si VDMOS achieved a significant improvement, surpassing that of traditional Si VDMOS. TCAD simulation results demonstrate that the *BV* of GaN/Si VDMOS is 2029 V, and the  $R_{on,sp}$  is 17.2 m $\Omega \cdot \text{cm}^2$ , effectively breaking the constraint relationship between BV and  $R_{on,sp}$ . Therefore, a promising avenue is opened up for the development of vertical devices for future power applications.



Figure 1. Cross-section of the novel GaN/Si VDMOS.

#### 2. Materials and Methods

Figure 1 depicts the cross-section of GaN/Si VDMOS. The preparation of GaN substrate provides a guarantee when achieving vertical GaN power devices [8]. Firstly, an N<sup>-</sup>type GaN layer is epitaxially grown on the N<sup>+</sup> GaN substrate. Then, at room temperature (25 °C), GaN-Si can be directly wafer bonded through surface-activated bonding (SAB), a method that reduces surface energy through chemical bonding and achieves strong bonding at the atomic scale, thereby addressing the annealing and thermal stress issues caused by mismatched thermal expansion coefficients. This process facilitates the fabrication of GaN/Si heterogeneous junctions [27]. Subsequently, on the Si material, the P-well, N<sup>+</sup> source, and P<sup>+</sup> region are formed through ion implantation to enable the formation of ohmic contacts for the channel and source regions.

In this study, the two-dimensional numerical simulation of GaN/Si VDMOS was conducted using the ISE-TCAD simulation software. The main physics models include Mobility (DopingDep High Field Sat Enormal), EffectiveIntrinsic Density (OldSlotboom), Recombination (SRH (DopingDep), and Auger Avalanche (Eparal)). The criterion of breakdown is BreakCriteria {Current (Contact = "drain" Absval =  $1 \times 10^{-7}$ )}. The breakdown condition was defined as the point at which the ionization integral equals unity. The parameter is Material = "GaN". The coordinates make it necessary to optimize the parameters in the numerical simulations. Some of the device parameters in the simulation are presented in Table 1. The ambient temperature is 300 K, the breakdown voltage (*BV*) is obtained at  $V_{GS} = 0$  V, and the specific on-resistance ( $R_{on,sp}$ ) is obtained at  $V_{GS} = 10$  V, and the simulation results are as shown in Table 2.

Table 1. Device parameters in the simulation.

Device	Si VDMOS	GaN/Si VDMOS
D <sub>si</sub> (μm)	/	0.5
<i>T<sub>GaN</sub></i> (μm)	/	3
<i>L</i> <sub>D</sub> (μm)	20	20
$N_D ({\rm cm}^{-3})$	$3.5 imes10^{14}$	$2.4 imes 10^{15}$
$N_p  ({\rm cm}^{-3})$	$5 imes 10^{17}$	$5 imes 10^{17}$
$N_{SUB}$ (cm <sup>-3</sup> )	$1 imes 10^{14}$	$1 imes 10^{14}$

 $D_{Si}$  is the thickness of Si for the GaN/Si VDMOS.  $T_{GaN}$  is the depth of the GaN at the P-base region.  $L_D$  is the length of N<sup>-</sup>drift region.  $N_D$  is the concentration of N<sup>-</sup>drift region.  $N_{SUB}$  is the concentration of P-substrate.  $N_P$  is the concentration of P-base region.

Table 2. Simulation results for the Si VDMOS and GaN/Si VDMOS.

Device	Si VDMOS	GaN/Si VDMOS
BV (V)	374	2029
$R_{ m on,sp}$ (M $\omega \cdot  m cm^2$ )	36.5	17.2
FOM (MW/cm <sup>2</sup> )	3.83	239.4

#### 3. Results and Discussion

The vertical electric field for GaN/Si VDMOS and conventional Si VDMOS is shown in Figure 2. In the case of Si VDMOS, when  $X = 2.5 \,\mu$ m, the maximum field strength reaches  $2.55 \times 10^5$  V/cm (reaching the critical breakdown electric field of Si materials), resulting in a *BV* of 374 V for Si VDMOS [19,20]. On the other hand, in GaN/Si VDMOS, when the drain voltage reaches 374 V, the electric field at the interface between the P base and the N-type drift region does not reach the critical breakdown field strength of GaN materials; therefore, the device does not breakdown. As the drain voltage continues to increase, the electric field strength of the device rises until the electric field at the heterojunction reaches  $2.85 \times 10^5$  V/cm (reaching the critical breakdown field of the Si materials), leading to the breakdown of GaN/Si VDMOS. Therefore, the *BV* of GaN/Si VDMOS increases from 374 V to 2029 V compared to the conventional Si VDMOS [21,22].

Figure 3a illustrates the blocking characteristics of GaN/Si VDMOS and Si VDMOS. Under the same bias conditions, the proposed GaN/Si VDMOS exhibits a significantly higher *BV* compared to conventional Si VDMOS. The results demonstrate that the *BV* of GaN/Si VDMOS is 2029 V, which is 443% higher than Si VDMOS. This improvement is attributed to the introduction of the GaN/Si heterojunction, which shifts the breakdown point of the new structure from a high-electric-field region (area A in Figure 1) to a lowelectric-field region (area B in Figure 1), greatly increasing the breakdown voltage of the device. Figure 3b represents the output characteristics of GaN/Si VDMOS and Si VDMOS. When a sufficiently large positive bias voltage is applied to the gate, an n-channel inversion layer is formed in the p-well of the GaN/Si VDMOS, allowing for the current to flow from the drain to the source. In the case of GaN/Si VDMOS, the inversion channel forms between the N<sup>+</sup> source region and the N<sup>-</sup>drift region beneath the gate oxide layer, on the Si side. The device's resistance primarily depends on the channel resistance ( $R_{ch}$ ) and the JFET resistance ( $R_{JFET}$ ). The introduction of a GaN/Si heterojunction effectively adjusts the value of  $R_{ch}$ , thereby influencing the overall resistance of the device. When the gate is positively biased, the GaN/Si VDMOS is in the on-state. The built-in electric field increases the electric field in the inversion layer, increasing the number of electrons in the channel and consequently increasing the electron current, resulting in a lower specific on-resistance of the device. The  $R_{on,sp}$  of GaN/Si VDMOS is 17.2 m $\Omega \cdot \text{cm}^2$ , which is 53% lower than that of conventional Si VDMOS. Figure 3c displays the transfer characteristics curves of GaN/Si VDMOS and Si VDMOS. Typically, the threshold voltage ( $V_{TH}$ ) is determined by the gate oxide layer thickness, the  $V_{TH}$  of GaN/Si VDMOS is 4.67 V, which is similar to Si VDMOS.



**Figure 2.** Vertical electric field distributions for GaN/Si VDMOS and Si VDMOS:  $L_D = 20 \ \mu m$ ,  $D_{Si} = 0.5 \ \mu m$ .

Figure 4a shows the energy band diagrams of GaN/Si VDMOS and Si VDMOS under thermal equilibrium. The bandgap of Si VDMOS is 1.12 eV, and the breakdown point is located at the junction between the P-based drift region and the N-type drift region, specifically at the maximum curvature radius of conventional Si VDMOS (X = 2.5  $\mu$ m). GaN/Si VDMOS has a bandgap of 3.47 eV, and the breakdown point is located in the Si layer at the GaN/Si junction. The transfer of the breakdown point from one location to another is responsible for the increase in *BV* from 374 V to 2029 V in GaN/Si VDMOS. Figure 4b shows the band diagram of the N<sup>+</sup>-Si/P-GaN heterojunction (AA'), the P-Si/P-GaN heterojunction (BB'), the P-Si/N<sup>-</sup>-GaN heterojunction (CC'), and the N<sup>-</sup>-Si/N<sup>-</sup>-GaN in the middle of mesa (DD'). It is worth noting that the band diagram of the GaN/Si heterojunction in GaN/Si VDMOS is influenced by the doping concentrations and types in different regions of the device. The presence of the heterojunction in the channel and JFET region significantly affects the *R<sub>ch</sub>* in the device.



**Figure 3.** (a) Blocking characteristic, (b) output characteristics and (c) transfer characteristics for GaN/Si VDMOS and Si VDMOS.



**Figure 4.** (a) The energy band diagram at thermal equilibrium for the GaN/Si VDMOS and the Si VDMOS, and (b) Band diagram of the N<sup>+</sup>-Si/P-GaN heterojunction (AA'), the P-Si/P-GaN heterojunction (BB'), the P-Si/N<sup>-</sup>-GaN heterojunction (CC'), and the N<sup>-</sup>-Si/N<sup>-</sup>-GaN in the middle of mesa (DD').

Figure 5 shows the simulated blocking characteristics, output characteristics and transfer characteristics of the conventional Si VDMOS and GaN/Si VDMOS with the different concentrations of interface state charge. The introduced interface state charge in this paper can be either donor (electron) or acceptor (hole). Compared to the conventional Si VDMOS (BV = 374 V,  $R_{on,sp} = 36.5$  m $\Omega \cdot \text{cm}^2$ ,  $V_{TH} = 5.55$  V), the GaN/Si VDMOS without interface state charge exhibits an improved performance with a BV of 2029 V,  $R_{on,sp} = 17.2$  m $\Omega \cdot \text{cm}^2$ , and  $V_{TH} = 4.67$  V. The introduction of a p-type trap layer by acceptor interface charge induces an internal electron barrier in the inversion layer at the GaN/Si heterojunction. This enhances the internal electric field at the GaN/Si interface and changes the distribution of the electric field, resulting in an increase in the *BV* and  $R_{on,sp}$ . As the concentrations of acceptor-like interface state charges increase from  $1 \times 10^{11}$  cm<sup>-2</sup> to  $5 \times 10^{11}$  cm<sup>-2</sup>, the *BV* of GaN/Si VDMOS increases from 2057 V to 2308 V (shown in Figure 5a), the  $R_{on,sp}$  increases from 17.7 m $\Omega \cdot \text{cm}^2$  to 118.2 m $\Omega \cdot \text{cm}^2$  for  $L_D = 20 \,\mu\text{m}$  (shown in Figure 5b), while the  $V_{TH}$  of GaN/Si VDMOS decreases from 4.65 V to 4.64 V (shown in Figure 5c). The increase in acceptor-like interface state charges reduces the internal electric field at the GaN/Si heterojunction. Consequently, the internal electron barrier is induced in the inversion layer at the GaN/Si interface, leading to an increase in the electron channel current. The  $R_{on,sp}$  drops from 16.8 m $\Omega \cdot \text{cm}^2$  to 16.2 m $\Omega \cdot \text{cm}^2$  due to the concentrations of interface state charges (donor) from  $1 \times 10^{11} \text{ cm}^{-2}$  increasing to  $5 \times 10^{11} \text{ cm}^{-2}$  (shown in Figure 5b), respectively; the *BV* are 2000 V and 1732 V (shown in Figure 5a), and the  $V_{TH}$  of GaN/Si VDMOS increases from 4.69 V to 4.71 V (shown in Figure 5c).



**Figure 5.** (a) Blocking characteristic, (b) output characteristics and (c) transfer characteristics for GaN/Si VDMOS with the different concentrations of interface state charge.

The influence of different interface state charge (donor) on the energy band diagram of GaN/Si VDMOS is shown in Figure 6a. As the interface concentration increases, more

electrons are induced in the inversion layer at the GaN/Si heterojunction interface. This leads to an increase in the number of electrons in the channel, resulting in a decrease in  $R_{on,sp}$ . Additionally, the decrease in the barrier height causes a reduction in the *BV* of the GaN/Si VDMOS. Figure 6b shows the influence of different interface state charges (acceptorlike) on the energy band diagram of GaN/Si VDMOS. The introduction of acceptor interface charge at the GaN/Si heterojunction interface increases the barrier height difference at the heterojunction. Consequently, the barrier height becomes higher as the interface concentration increases. Further, the *BV* and the *R*<sub>on,sp</sub> of the GaN/Si VDMOS increase (shown in Figure 3a,b).



**Figure 6.** (a) The influence of different interface state charge (donor) on the energy band diagram of GaN/Si VDMOS and (b) the influence of different interface state charge (acceptorlike) on the energy band diagram of GaN/Si VDMOS:  $L_D = 20 \ \mu\text{m}$ ,  $D_{Si} = 0.5 \ \mu\text{m}$ .

The influence of different interface state charges concentrations on the characteristics of the GaN/Si VDMOS is shown in Figure 7. The device is positively biased, with the gate being forward-biased, causing changes in the internal electric field at the GaN/Si heterojunction as the concentration and type of interface state charges vary. Compared with GaN/Si VDMOS without an interface state charge, the BV increased due to an elevation in the concentration of acceptor-like interface state charges. This is because the p-type trap layer is introduced by the interfacial charge (acceptorlike) at the GaN/Si heterojunction, resulting in the increase in the BV. When the concentrations of acceptor-like interface state charges increase from  $1 \times 10^{11}$  cm<sup>-2</sup> to  $5 \times 10^{11}$  cm<sup>-2</sup>, the *BV* of GaN/Si VDMOS increases from 2057 V to 2308 V, and the  $R_{on,sp}$  increases from 17.7 m $\Omega \cdot \text{cm}^2$  to 118.2 m $\Omega \cdot \text{cm}^2$  for  $L_D = 20 \ \mu m$ . On the other hand, an increase in the concentration of donor-like interface state charges results in a decrease in the internal electric field at the GaN/Si heterojunction. This induces an internal electron barrier in the inversion layer at the GaN/Si interface and increases the number of electrons in the channel, thereby augmenting the electron current. This results in a lower  $R_{on,sp}$  when the concentrations of interface state charges are 0,  $1 \times 10^{11}$  cm<sup>-2</sup>,  $3 \times 10^{11}$  cm<sup>-2</sup> and  $5 \times 10^{11}$  cm<sup>-2</sup>, respectively; the  $R_{on,sp}$  drops from  $17.2 \text{ m}\Omega \cdot \text{cm}^2$  to  $16.2 \text{ m}\Omega \cdot \text{cm}^2$ , and the *BV* is 2029 V, 2000 V, 1860 V, and 1732 V.

The influence of different concentrations of acceptor-like interface state charges on  $D_{Si}$  for GaN/Si VDMOS is illustrated in Figure 8a, while the effect of different concentrations of donor-like interface state charges on  $D_{Si}$  for GaN/Si VDMOS is shown in Figure 8b. The internal electric field at the GaN/Si heterojunction varies with the concentration and type of interface state charge. When the interface state type is acceptor-like, a p-type trap layer is introduced at the GaN/Si heterojunction, altering the built-in electric field at the heterojunction and increasing the breakdown voltage of the device. For  $D_{Si} = 0.5 \,\mu$ m,

as the interface state concentration increases, the *BV* of GaN/Si VDMOS rises from 2057 V to 2308 V. Simultaneously, due to the presence of the p-type trap layer, the electron concentration in the inversion channel is significantly reduced, leading to an increase in the  $R_{on,sp}$  of the device. As the interface state concentration increases, the *Ron*,*sp* of GaN/Si VDMOS increases from 17.7 m $\Omega$ ·cm<sup>2</sup> to 118.2 m $\Omega$ ·cm<sup>2</sup>. It can be observed that a decrease in  $D_{Si}$  significantly improves the *BV*. This is because a decrease in  $D_{Si}$  implies an increased distance between the heterojunction and area A, thereby increasing the electric field difference between area A and area B (as shown in Figure 1). Consequently, the breakdown point shifts to a lower-electric-field region, with lower electric field in area B and higher electric field in area A, resulting in a further increase in the *BV* of GaN/Si VDMOS. Meanwhile, as  $D_{Si}$  increases, the influence of the built-in electric field on the electric field in the inversion layer decreases, leading to an increase in the *R*<sub>on,sp</sub>.



**Figure 7.** (a) The influence of different interface state charges (acceptor-like) on the characteristics of GaN/Si VDMOS on  $L_D$  and (b) the influence of different interface state charges (donor) on the characteristics of GaN/Si VDMOS on  $L_D$ .



**Figure 8.** (a) The influence of different concentrations of acceptor-like interface state charges on  $D_{Si}$  for GaN/Si VDMOS and (b) the influence of different concentrations of donor-like interface state charges on  $D_{Si}$  for GaN/Si VDMOS.

Figure 9 shows the dependences of *BV* and  $R_{on,sp}$  on  $D_{Si}$  and  $L_D$  for GaN/Si VDMOS with the concentrations of interface state charge of  $-3 \times 10^{11}$  cm<sup>-2</sup> and  $3 \times 10^{11}$  cm<sup>-2</sup>. The  $D_{Si}$  includes the thickness of Si for the GaN/Si VDMOS. As the  $D_{Si}$  decreases, the *BV* improves. This improvement is attributed to the increasing electric field difference between area A and area B, which is a result of the rising interface of the GaN/Si heterojunction and the continuing interface effect. A lower electric field is found at area B compared to area A, the higher the *BV* in the GaN/Si VDMOS is; meanwhile, the  $R_{on,sp}$  increases slightly. This study considers interface state charges of donor (electron) or acceptor (hole) type, with concentrations ranging from  $1 \times 10^{11}$  cm<sup>-2</sup> to  $5 \times 10^{11}$  cm<sup>-2</sup>. Therefore, the concentrations of acceptor-like interface state charges of  $3 \times 10^{11}$  cm<sup>-2</sup> (shown in Figure 9a) and the concentrations of donor-like interface state charges of  $3 \times 10^{11}$  cm<sup>-2</sup> (shown in Figure 9b) are considered in this case. The *BV* (*BV* = 2184 V) can be significantly increased

with the same  $L_D$  of 20 µm, and the  $R_{on,sp}$  ( $R_{on,sp}$  = 25.83 m $\Omega$ ·cm<sup>2</sup>) also decreased with the  $D_{Si}$  of 0.5 µm, compared with the  $D_{Si}$  of 2 µm for GaN/Si VDMOS (BV = 975 V,  $R_{on,sp}$  = 41.79 m $\Omega$ ·cm<sup>2</sup>) (shown in Figure 9a). Similarly, with the same  $D_{Si}$  of 0.5 µm and an  $L_D$  of 20 µm, the  $R_{on,sp}$  ( $R_{on,sp}$  = 16.5 m $\Omega$ ·cm<sup>2</sup>) significantly increases, and the BV(BV = 1860 V) increases with the  $L_D$  of 20 µm, compared with the  $L_D$  of 5 µm for GaN/Si VDMOS (BV = 725 V,  $R_{on,sp}$  = 6.08 m $\Omega$ ·cm<sup>2</sup>) (shown in Figure 9b).



**Figure 9.** Dependences of *BV* and  $R_{on,sp}$  on  $D_{Si}$  and  $L_D$  for GaN/Si VDMOS with (**a**) the concentrations of interface state charge (acceptorlike) of  $3 \times 10^{11}$  cm<sup>-2</sup> and (**b**) with the concentrations of interface state charges (donor) of  $3 \times 10^{11}$  cm<sup>-2</sup>.

The dependences of BV,  $R_{on,sp}$  and Figure-Of-Merit (FOM =  $BV^2/R_{on,sp}$ ) on  $L_D$  for the conventional Si VDMOS and GaN/Si VDMOS with the concentrations of interface state charge of  $-3 \times 10^{11}$  cm<sup>-2</sup> and  $3 \times 10^{11}$  cm<sup>-2</sup> are shown in Figure 10. The BV of GaN/Si VDMOS exhibits a faster increase as the  $L_D$  increases (BV = 2184 V, at  $L_D = 20$  µm and the concentrations of interface state charges (acceptorlike) of  $3 \times 10^{11}$  cm<sup>-2</sup>) compared with the conventional Si VDMOS (BV = 374 V, at  $L_D = 20$  µm). Furthermore, the  $R_{on,sp}$  of GaN/Si VDMOS ( $R_{on,sp} = 25.83 \text{ m}\Omega \cdot \text{cm}^2$ , at  $L_D = 20$  µm) is lower than that of the conventional Si VDMOS ( $R_{on,sp} = 36.48 \text{ m}\Omega \cdot \text{cm}^2$ , at  $L_D = 20$  µm), yielding to the higher FOM (184.7 MW/cm<sup>2</sup>) for GaN/Si VDMOS than that (3.8 MW/cm<sup>2</sup>) of the conventional Si VDMOS with the same  $L_D$  of 20 µm. Additionally, the FOM (209.6 MW/cm<sup>2</sup>) and BV (BV = 1860 V, at  $L_D = 20$  µm and the concentrations of interface state charges (donor) of  $3 \times 10^{11}$  cm<sup>-2</sup>) of GaN/Si VDMOS demonstrate an improvement, and  $R_{on,sp}$  (16.5 m $\Omega \cdot \text{cm}^2$ ) is reduced compared with the conventional Si VDMOS (shown in Figure 10).



**Figure 10.** Dependences of *BV*,  $R_{on,sp}$  and figure-of-merit (FOM) on  $L_D$  for the conventional Si VDMOS and GaN/Si VDMOS with the concentrations of an interface state charge of  $-3 \times 10^{11}$  cm<sup>-2</sup> and  $3 \times 10^{11}$  cm<sup>-2</sup>.

Figure 11 shows the simulated output and transfer characteristics of the conventional Si VDMOS and GaN/Si VDMOS with the concentrations of an interface state charge of  $3 \times 10^{11}$  cm<sup>-2</sup>. The threshold voltage  $V_{TH}$  of 6.72 V for GaN/Si VDMOS is higher than that of the conventional Si VDMOS ( $V_{TH} = 5.63$  V). At the different gate voltages  $V_{GS}$  (5.5, 6, 6.5, 10 V), GaN/Si VDMOS exhibits a better output performance than traditional Si VDMOS, resulting in a lower  $R_{on,sp}$  (16.52 m $\Omega \cdot cm^2$ ) of GaN/Si VDMOS compared to traditional Si VDMOS (35.65 m $\Omega \cdot cm^2$ ).



**Figure 11.** Output characteristics and transfer characteristics of the conventional Si VDMOS and GaN/Si VDMOS with the concentrations of interface state charge of  $3 \times 10^{11}$  cm<sup>-2</sup>.

The  $R_{on,sp}$  versus BV in GaN/Si VDMOS and other reported VDMOS devices are compared in Figure 12 [8–17]. It can be observed that GaN/Si VDMOS exhibits a BV of 2029 V and a  $R_{on,sp}$  of 17.2 m $\Omega$ ·cm<sup>2</sup>, resulting in an excellent Baliga figure-of-merit (FOM) of 239.4 MW/cm<sup>2</sup>. These results indicate that the proposed novel structure surpasses the performance limitations of silicon.



**Figure 12.** The *R*<sub>on,sp</sub> versus BV with the ideal silicon limit line [8–17].

#### 4. Conclusions

The novel GaN/Si VDMOS with the GaN/Si heterojunction is proposed in this letter, based on the advantages of GaN materials. The novel GaN/Si VDMOS can not only increase the *BV* (*BV* = 2029 V) but also reduces the  $R_{on,sp}$  ( $R_{on,sp}$  = 17.2 m $\Omega \cdot cm^2$ ) compared with the traditional Si VDMOS (*BV* = 374 V,  $R_{on,sp}$  = 36.48 m $\Omega \cdot cm^2$ ) because the breakdown point is transferred from the higher-electric-field region with the maximum curvature radius to the low-electric-field region by BPT. The interfacial effect of the GaN/Si heterojunction greatly affects the characteristics of the device due to the introduction of the GaN/Si heterojunction.

**Author Contributions:** Project administration, B.D. and Y.Y.; writing—original draft preparation X.Y. All authors have read and agreed to the published version of the manuscript.

**Funding:** This research was funded by Science Foundation for Distinguished Young Scholars of Shaanxi Province, grant number 2018JC-017 and 111 Project, grant number B12026.

Institutional Review Board Statement: Not applicable.

Informed Consent Statement: Not applicable.

Data Availability Statement: Not applicable.

Conflicts of Interest: The authors declare no conflict of interest.

### References

- Lidow, A.; Herman, T.; Collins, H.W. Power MOSFET technology. In Proceedings of the International Electron Devices Meeting, Washington, DC, USA, 3–5 December 1979; Volume 25, pp. 79–85. [CrossRef]
- Ohta, K.; Morimoto, M.; Saitoh, M.; Fukuda, T.; Morino, A.; Shimizu, K.; Hayashi, Y.; Tarui, Y. A high-speed logic LSI using diffusion self-aligned enhancement depletion MOS IC. *IEEE J. Solid-State Circuits* 1975, 10, 314–321. [CrossRef]
- 3. Baliga, B.J. The future of power semiconductor device technology. Proc. IEEE 2001, 89, 822–832. [CrossRef]
- Chen, X.-B.; Sin, J.K.O. Optimization of the specific on-resistance of the COOLMOS. *IEEE Trans. Electron Devices* 2001, 48, 344–348. [CrossRef]
- Luo, X.R.; Jiang, Y.H.; Wang, P.; Wang, X.W.; Wang, Q.; Yao, G.L.; Zhang, B.; Li, Z.J. Ultralow Specific On-Resistance Superjunction Vertical DMOS With High-K Dielectric Pillar. *IEEE Electron. Device Lett.* 2012, *33*, 1042–1044. [CrossRef]
- Duan, B.X.; Yang, Y.T. REBULF super junction MOSFET with N+ buried layer. *IET Micro Nano Lett.* 2011, *6*, 881–883. [CrossRef]
   Cao, Z.; Duan, B.X.; Cai, H.; Yuan, S.; Yang, Y.T. Theoretical Analyses of Complete 3-D Reduced Surface Field LDMOS With
- Folded-Substrate Breaking Limit of Superjunction LDMOS. *IEEE Trans. Electron Devices* 2016, 63, 4865–4872. [CrossRef]
  Liu, C.; Abdul Khadar, R.; Matioli, E. GaN-on-Si Quasi-Vertical Power MOSFETs. *IEEE Electron. Device Lett.* 2018, 39, 71–74.
- 8. Liu, C.; Abdul Knadar, K.; Matioli, E. Galv-on-Si Quasi-vertical Power MOSFEIS. *IEEE Electron. Device Lett.* **2018**, *39*, 71–74. [CrossRef]
- 9. Zhang, C.; Li, Y.; Yue, W.; Li, Z.; Fu, X.; Chen, Z. Three-Dimensional Varying Density Field Plate for Lateral Power Devices. *IEEE Trans. Electron. Devices* 2019, 66, 1422–1429. [CrossRef]
- 10. Duan, B.; Huang, Y.; Xing, J.; Yang, Y. Si/SiC heterojunction lateral double-diffused metal oxide semiconductor field effect transistor with breakdown point transfer (BPT) terminal technology. *Micro Nano Lett.* **2019**, *14*, 1092–1095. [CrossRef]
- 11. Khadar, R.A.; Liu, C.; Soleimanzadeh, R.; Matioli, E. Fully Vertical GaN-on-Si power MOSFETs. *IEEE Electron. Device Lett.* 2019, 40, 443–446. [CrossRef]

- 12. Khadar, R.A.; Floriduz, A.; Liu, C.; Soleimanzadeh, R.; Matioli, E. Quasi-vertical GaN-on-Si reverse blocking power MOSFETs. *Appl. Phys. Express* **2021**, *14*, 046503. [CrossRef]
- 13. Parmar, O.; Gupta, N.; Naugarhiya, A. Reduction in area-specific on-resistance with vertical stepped doped high-k VDMOS. *Int. J. Numer. Model.* **2022**, *35*, e2979. [CrossRef]
- 14. Zhao, D.; Wang, Y.; Chen, Y.; Shao, J.; Fu, Z.; Duan, B.; Liu, F.; Li, X.; Li, T.; Yang, X.; et al. Novel Step Floating Islands VDMOS with Low Specific on-Resistance by TCAD Simulation. *Micromachines* **2022**, *13*, 573. [CrossRef] [PubMed]
- 15. Chen, X.-B.; Huang, M.M. A Vertical Power MOSFET With an Interdigitated Drift Region Using High-*k* Insulator. *IEEE Trans. Electron. Devices* **2012**, *59*, 2430–2437. [CrossRef]
- 16. Deboy, G.; Marz, N.; Strack, H.; Tihanyi, J.; Weber, H. A new generation of high voltage MOSFETs breaks the limit line of silicon. In Proceedings of the International Electron Devices Meeting, San Francisco, CA, USA, 6–9 December 1998. [CrossRef]
- 17. Udrea, F.; Deboy, G.; Fujihira, T. Superjunction Power Devices, History, Development, and Future Prospects. *IEEE Trans. Electron Devices* **2017**, *64*, 720–734. [CrossRef]
- Duan, B.X.; Yang, X.; Lv, J.M.; Yang, Y.T. Novel SiC/Si Heterojunction Power MOSFET With Breakdown Point Transfer Terminal Technology by TCAD Simulation Study. *IEEE Trans. Electron. Devices* 2018, 65, 3388–3393. [CrossRef]
- Duan, B.X.; Lv, J.M.; Zhao, Y.H.; Yang, Y.T. SiC/Si heterojunction VDMOS breaking silicon limit by breakdown point transfer technology. *IET Micro Nano Lett.* 2018, 13, 96–99. [CrossRef]
- Chen, L.; Guy, O.J.; Jennings, M.R.; Igic, P.; Wilks, S.P.; Mawby, P.A. Study of a novel Si/SiC hetero-junction MOSFET. Solid-State Electron. 2007, 51, 662–666. [CrossRef]
- Huang, W.; Chow, T.P.; Niiyama, Y.; Nomura, T.; Yoshida, S. 730 V, 34 mΩ·cm2 Lateral epilayer RESURF GaN MOSFET. In Proceedings of the 2009 21st International Symposium on Power Semiconductor Devices & IC'spp., Barcelona, Spain, 14–18 June 2009; pp. 29–32. [CrossRef]
- Van Hove, M.; Boulay, S.; Bahl, S.R.; Stoffels, S.; Kang, X.; Wellekens, D.; Geens, K.; Delabie, A.; Decoutere, S. CMOS Process-Compatible High-Power Low-Leakage AlGaN/GaN MISHEMT on Silicon. *IEEE Electron. Device Lett.* 2012, 33, 667–669. [CrossRef]
- 23. Huang, W.; Khan, T.; Chow, T.P. Asymmetric interface densities on n and p type GaN MOS capacitors. *Mater. Sci. Forum* 2006, 527–529, 1525–1528. [CrossRef]
- 24. Chow, T.P. SIC and GaN MOS Interfaces-Similarities and Differences. *Silicon Caibide Relat. Mater.* **2010**, 645–648, 473–478. [CrossRef]
- Nakajima, A.; Takao, K.; Ohashi, H. GaN Power Transistor Modeling for High-Speed Converter Circuit Design. *IEEE Trans. Electron Devices* 2013, 60, 646–652. [CrossRef]
- Li, R.; Cao, Y.; Chen, M.; Chu, R. 600 V/1.7 Ω Normally-Off GaN Vertical Trench Metal–Oxide–Semiconductor Field-Effect Transistor. *IEEE Electron. Device Lett.* 2016, 37, 1466–1469. [CrossRef]
- 27. Mu, F.; Suga, T. Room temperature GaN bonding by surface activated bonding methods. In Proceedings of the 2018 19th International Conference on Electronic Packaging Technology (ICEPT), Shanghai, China, 8–11 August 2018; pp. 521–524.

**Disclaimer/Publisher's Note:** The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.