



Article

A Novel Super-Junction DT-MOS with Floating p Regions to Improve Short-Circuit Ruggedness

Sujie Yin ¹, Wei Cao ¹, Xiarong Hu ², Xinglai Ge ¹ and Dong Liu ^{1,*}

¹ School of Electrical Engineering, Southwest Jiaotong University, Chengdu 611756, China; yinsujie@my.swjtu.edu.cn (S.Y.); caowei123@my.swjtu.edu.cn (W.C.); xlge@home.swjtu.edu.cn (X.G.)

² School of Science, Xihua University, Chengdu 610039, China; hxr2013@mail.xhu.edu.cn

* Correspondence: liudong@swjtu.edu.cn; Tel.: +86-1398-1916-076

Abstract: A novel super-junction (SJ) double-trench metal oxide semiconductor field effect transistor (DT-MOS) is proposed and studied using Synopsys Sentaurus TCAD in this article. The simulation results show that the proposed MOSFET has good static performance and a longer short-circuit withstand time (t_{sc}). The super-junction structure enables the device to possess an excellent compromise of breakdown voltage (BV) and specific on-resistance ($R_{on,sp}$). Under short-circuit conditions, the depletion of p-pillar, p-shield, and floating p regions can effectively reduce saturation current and improve short-circuit capability. The proposed device has minimum gate-drain charge (Q_{gd}) and gate-drain capacitance (C_{gd}) compared with other devices. Moreover, the formation of floating p regions will not lead to an increase in process complexity. Therefore, the proposed MOSFET can maintain good dynamic and static performance and short-circuit ability together without increasing the difficulty of the process.

Keywords: 4H-SiC; double-trench SiC MOSFET; short-circuit (SC); super-junction (SJ)



Citation: Yin, S.; Cao, W.; Hu, X.; Ge, X.; Liu, D. A Novel Super-Junction DT-MOS with Floating p Regions to Improve Short-Circuit Ruggedness. *Micromachines* **2023**, *14*, 1962. <https://doi.org/10.3390/mi14101962>

Academic Editors: Yiqiang Chen, Yi Liu and Changqing Xu

Received: 1 September 2023

Revised: 19 October 2023

Accepted: 20 October 2023

Published: 21 October 2023



Copyright: © 2023 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

1. Introduction

It is known that silicon carbide material has superior critical breakdown electric field strength, higher thermal conductivity, higher saturated electron drift velocity, and a wider band gap compared with silicon [1–3]. Therefore, compared with silicon devices, silicon carbide devices can better compromise breakdown voltage and specific on-resistance to achieve better performance [4]. SiC MOSFET is considered to be a promising competitor to Si IGBT, but it is accompanied by reliability problems under strict service conditions [5–7]. The short-circuit withstand time of SiC MOSFET is shorter than Si IGBT owing to smaller die size and higher saturation current [8–10]. Short-circuit performance is an important reliability problem of SiC devices. At the moment of short-circuit, the device needs to withstand high voltage and current. If the short-circuit capability of the device is inadequate, the performance of the device will be degraded, or even burned [11]. Therefore, the short-circuit reliability of devices has widely been a concern of researchers.

The trench MOSFET has higher power density than planar MOSFET, but it has the disadvantage of a high electric field at the bottom oxide [12]. The design of the double-trench MOSFET (DT-MOS) can better protect the gate oxide and reduce the oxide electric field [13]. Because of the higher power density of the DT-MOS, the short-circuit robustness is relatively poor. However, there are few studies on short-circuit reliability of DT-MOS at present. In paper [14], the DPCSL-MOS is proposed to reduce the saturation current of the device and improve SC ruggedness. The SWITCH-MOS improves short-circuit capability to be consistent with the SiC trench MOSFET via a high Schottky barrier (1.75 eV) in paper [15]. The SiC MOSFET with embedded auto-adjust JFET is proposed to improve device short-circuit capability through the reduction in the saturation current [16]. In addition, deep p-well [17] is also used to enhance short-circuit capability. However, further optimization is needed to improve the short-circuit capability of the device.

In this paper, a super-junction DT-MOS with floating p regions is proposed and simulated with Synopsys Sentaurus TCAD [18]. According to the simulation results, the proposed structure improves the gate oxide electric field, effectively reduces the saturation current, and enhances short-circuit reliability. In addition, the proposed structure has lower switching losses due to lower Q_{gd} and C_{gd} . The effects of doping concentration ($N_{p\text{-region}}$), depth (h), and width (w) in the floating p regions are studied on the specific on-resistance ($R_{on,sp}$), breakdown voltage (BV), and saturation current density (I_{sat}). The relationship between static performance and short-circuit ruggedness is considered as a compromise to achieve the optimal device structure design.

2. Device Structure

Figure 1 shows the cross sections of double-trench MOSFET (DT-MOS), super-junction double-trench MOSFET (SJ-DTMOS), and proposed MOSFET. The N-drift and N-pillar thicknesses are $10\ \mu\text{m}$, in which the N-drift doping concentration of DT-MOS is $8 \times 10^{15}\ \text{cm}^{-3}$, and the N-pillar doping concentrations of SJ-DTMOS and proposed MOSFET are $6 \times 10^{16}\ \text{cm}^{-3}$ and $5 \times 10^{16}\ \text{cm}^{-3}$, respectively. For three structures, the channel length of $0.5\ \mu\text{m}$, p-well doping concentration of $2 \times 10^{17}\ \text{cm}^{-3}$, and oxide thickness of $50\ \text{nm}$ are adopted. The P-shield layer is used to reduce the gate oxide electric field and enhance the reliability of gate oxide. The depth and doping concentration of the P-shield layer are $0.3\ \mu\text{m}$ and $2 \times 10^{18}\ \text{cm}^{-3}$, respectively. The specific on-resistance increases due to the JFET effect caused by the P-shield layer. Therefore, the current spreading layers (CSLs) with doping concentrations of $4 \times 10^{16}\ \text{cm}^{-3}$ are introduced to improve the conduction capability of the device. The device structure parameters are summarized in Table 1.




Figure 1. Cross-sectional structures of (a) DT-MOS, (b) SJ-DTMOS, and (c) proposed MOSFET (drawing not to scale).

Table 1. The structure parameters of the three devices.

Device Parameters	DT-MOS	SJ-DTMOS	Proposed
N-pillar or N-drift doping (cm^{-3})	8×10^{15}	6×10^{16}	5×10^{16}
P-pillar doping (cm^{-3})	—	8×10^{16}	5×10^{16}
Number of floating p-region (n)	—	—	3
Floating p-region doping (cm^{-3})	—	—	1.5×10^{17}
s (μm)	—	—	0.5
h (μm)	—	—	0.5
w (μm)	—	—	0.5
d (μm)	—	—	1.0

Considering the accuracy of the simulation results, many physic models containing the avalanche model (Okuto), anisotropy model, incomplete ionization model, Fermi model,

high field velocity saturation model, Auger recombination, and Shockley–Read–Hall (SRH) recombination are adopted in the simulation [19]. The anisotropy model takes into account the differences of material properties in different directions and can better describe the anisotropy of 4H-SiC. When the impurity energy level is deeper than the thermal energy, the impurity may not be completely ionized, so it is necessary to consider the incomplete ionization model. The Fermi model uses Fermi–Dirac statistics. The high field velocity saturation model is used to describe the carrier drift velocity of a strong electric field. The recombination at high carrier concentration is considered in Auger recombination, and Shockley–Read–Hall recombination is used to describe the recombination through deep defect levels in the gap. They are all used in the mobility model. The mobility model also adopts the Inversion and Accumulation Layer Mobility Model (IALMob) including the effects of Coulomb impurity scattering, phonon scattering, and surface roughness scattering. Moreover, the thermodynamic model is also considered in short-circuit simulations to describe the electrothermal coupling behavior.

3. Simulation Results and Discussion

Figure 2a exhibits the breakdown characteristics. The distribution of the electric field is shown in Figure 2b. It can be seen that the vertical electric field distribution of SJ-DTMOS is uniform due to the complete depletion of the N-pillar and P-pillar. Therefore, even when the doping concentration of the N-pillar is greater than the concentration of the N-drift of DT-MOS, the breakdown voltage of the super-junction MOSFET is slightly higher than DT-MOS. The breakdown voltage of the proposed MOSFET slightly decreases due to the charge imbalance caused by the introduction of the floating p regions. There are three jags in the vertical electric field curve of the proposed device in Figure 2b, which is caused by the introduction of floating p regions. When the device is in a high-voltage state, the floating p regions and n-pillar deplete each other to form a lateral electric field. The electric field near the floating p regions is equal to the combination of the vertical electric field and the lateral electric field. Therefore, passing through the vicinity of three floating p regions along the vertical direction, the electric field increases and decreases three times.




Figure 2. Cont.




Figure 2. The simulation results of (a) *BV* characteristics, (b) vertical electric field distribution along $x = 0.6 \mu m$ at breakdown, (c) *I-V* characteristics at low drain voltages, and (d) *I-V* characteristics (V_{ds} from 0 to 800 V).

The *I-V* characteristics at different voltage levels are given in Figure 2c,d. The specific on-resistances ($R_{on,sp}$) of three devices are extracted at $I_d = 100 A/cm^2$, and summarized in Figure 2c. The depletion of the introduced floating p regions leads to the narrowing of the current path and the increase in the $R_{on,sp}$. However, due to the advantages of the super-junction structure, its $R_{on,sp}$ is still far less than DT-MOS. In the high-voltage state, the expansion of the depletion layer in the floating p regions can effectively reduce the saturation current density (I_{sat}), so the proposed MOSFET has the minimum I_{sat} compared with DT-MOS and SJ-DTMOS.

Figure 3 illustrates the electric field contours of three devices under $V_d = 1200 V$. The maximum electric fields of oxide (E_{ox-m}) are 2.04 MV/cm, 2.01 MV/cm and 1.76 MV/cm, respectively. The proposed MOSFET has minimum E_{ox-m} due to the introduction of floating p regions causing changes in the distribution of the electric field inside the device. The p+ shield at the bottom of gate oxide reduces the E_{ox-m} to a safe area (<3 MV/cm) [20] and ensures the long-term reliability of the devices.




Figure 3. Electric field contours of the three devices with $V_d = 1200 V$.

The doping concentrations of the P-pillar and N-pillar (N_P and N_N) in the SJ structure will affect the static performance of the device. It is important to choose the appropriate N_P and N_N to achieve the best performance. The effects of the N_P and N_N on *BV* are illustrated in Figure 4a. It can be seen that the breakdown voltage (*BV*) first increases and then decreases with the increase in N_P , and there is an optimal N_P to maximize *BV*. Moreover, *BV* decreases with increasing N_N owing to the increase in the lateral electric field [21]. Figure 4b shows the effect of N_N on Baliga’s figures of merit (*BFOM*) and specific on-resistance ($R_{on,sp}$). Due to the introduction of floating p regions, the proposed MOSFET

has a slightly larger $R_{on,sp}$ than SJ-DTMOS at the same N_N . Obviously, the optimal N_N of SJ-DTMOS and the proposed MOSFET are, respectively, $6 \times 10^{16} \text{ cm}^{-3}$ and $5 \times 10^{16} \text{ cm}^{-3}$, which can largely compromise BV and $R_{on,sp}$.




Figure 4. (a) Effect of the N_p on BV of SJ-DTMOS and the proposed MOSFET with a different N_N . (b) Relationship between the $BFOM$ and $R_{on,sp}$ of two devices under different N_N .

The influence of the doping concentration of floating p regions ($N_{p\text{-region}}$) for the BV , $R_{on,sp}$, and I_{sat} of the proposed MOSFET is discussed. From Figure 5a, it can be seen that BV becomes smaller monotonously with increasing $N_{p\text{-region}}$ due to an aggravated charge imbalance caused by floating p regions. In addition, the increased $N_{p\text{-region}}$ results in a monotonous increase in $R_{on,sp}$ and a monotonous decrease in saturation current density (I_{sat}), because the introduced floating p regions cause the current path-narrowing. For the proposed MOSFET, the $N_{p\text{-region}}$ is chosen to $1.5 \times 10^{17} \text{ cm}^{-3}$ for achieving a good tradeoff between static performance and I_{sat} . Considering the influence of process deviation, the effects of the floating p region's width (w) and depth (h) on the performance of the proposed device are shown in Figure 5b,c. As expected, the increases in w and h cause the increase in $R_{on,sp}$ and the decrease in saturation current density I_{sat} . In addition, it is worth noting that w greater than $0.8 \mu\text{m}$ could result in a rapid increase in $R_{on,sp}$, or even make it unable to turn on. With the increase in w and h , it will lead to different degrees of decrease in BV . Therefore, w and h should be controlled within a reasonable range to achieve a better compromise between BV , $R_{on,sp}$, and I_{sat} .




Figure 5. The effects of (a) $N_{p\text{-region}}$, (b) h , and (c) w on the static characteristics of the proposed MOSFET.

Considering the process deviation of ion implantation, the effects of different floating p regions' width (w) and depth (h) on device performance are simulated. Figure 6 shows the static characteristics of the proposed device under different process deviations with the

floating p region’s width $w = 0.5 \mu\text{m}$ and depth $h = 0.5 \mu\text{m}$ as the basis when the process deviation is 10%, $w = 0.55$, and $h = 0.55$. It can be seen that the breakdown voltage of the device decreases with the process deviation from -20% to $+20\%$. This is because the area of the floating p regions becomes larger, which aggravates the charge imbalance. When the process deviates from -20% to $+20\%$, the floating p region’s area becomes larger and the current path becomes narrow, so the specific on-resistance will increase, while the saturation current density will decrease. When the deviation is between -20% and $+20\%$, the breakdown voltage will not drop sharply, and the specific on-resistance will not rise sharply, so it has a wider process window. Good static characteristics and short-circuit capacity can be obtained by adjusting the process.




Figure 6. The effect of process deviation on the breakdown voltage (BV), specific on-resistance ($R_{on,sp}$), and saturation current density (I_{sat}) of the device.

Figure 7 shows the capacitance and gate charge characteristics of the three studied devices. Gate-drain capacitance (C_{gd}) plays a key role in the switching speed and losses of the device. The proposed structure has minimal C_{gd} ($23.1 \text{ pF}/\text{cm}^2$). The C_{gd} of the SJ-DTMOS and the proposed MOSFET show a sharp drop and then rise, and the phenomenon in SJ devices is discussed in the literature [22,23]. But, it is worth noting that the introduction of floating p regions allows the C_{gd} to drop more rapidly at low V_{ds} . Therefore, the proposed MOSFET possesses the lowest gate-drain charge (Q_{gd} , $Q_{gd} = \int C_{gd} dV_{ds}$). The detailed parameters of three devices are summarized in Table 2.




Figure 7. (a) Capacitance characteristics for the three studied devices. (b) Gate charge characteristic curves of three studied devices. (c) Gate charge test circuit.

Table 2. Device performance comparison.

Symbol	DT-MOS	SJ-DTMOS	Proposed MOSFET
BV (V)	1799	1829	1819
$R_{on,sp}^1$ ($m\Omega \cdot cm^2$)	1.57	0.52	0.73
E_{ox}^2 (MV/cm)	2.04	2.01	1.76
Q_{gd} (nC/cm ²)	179	153	144
C_{gd}^3 (pF/cm ²)	28.8	26.4	23.1
E_{on}^4 (mJ/cm ²)	5.6	5.5	6.7
E_{off}^5 (mJ/cm ²)	5.9	3.4	6.2
E_{total}^6 (mJ/cm ²)	11.5	8.9	12.9
R_{d1}^7 ($m\Omega \cdot cm^2$)	1.78	0.89	1.27
R_{d10}^8 ($m\Omega \cdot cm^2$)	2.26	0.93	1.41
t_{sc} (μs)	4	5	9

¹ $R_{on,sp}$ is calculated at $I_{ds} = 100$ A/cm². ² E_{ox-m} is extracted at $V_d = 1200$ V. ³ C_{gd} is extracted at $V_d = 1000$ V. ⁴ E_{on} is the power loss of turn-on. ⁵ E_{off} is the power loss of turn-off. ⁶ E_{total} is the sum of E_{on} and E_{off} . ⁷ R_{d1} is the dynamic-specific on-resistance at the first turn-on. ⁸ R_{d10} is the dynamic-specific on-resistance at the 10th turn-on.

Considering the influence of the introduction of floating p regions on the dynamic performance of the proposed device, the double-pulse test simulation of the three studied devices is carried out. Figure 8a shows the voltage and current waveforms of the three studied devices. The double-pulse test circuit is shown in Figure 8a, in which the gate resistance is 10 Ω , the load inductance is 20 μH , the loop stray inductance is 10 nH, and the gate pulse voltage is 15/0 V. The small-signal capacitance and dynamic capacitance of the super-junction MOSFET are different [23]. Even though the proposed structure has the smallest C_{gd} in the small-signal measurement, the introduction of floating p regions may result in a larger dynamic C_{gd} , so the proposed structure has a longer turn-on and -off time. It can be seen that the proposed structure has a greater turn-off loss owing to the longer time of the proposed MOSFET during the period of high voltage and high current. Similarly, due to the introduction of floating p regions, resulting in a smaller voltage change rate dV/dt during the turn-on period, the turn-on loss of the proposed MOSFET is slightly larger than that of the other two devices. The data related to the dynamic characteristics of the three studied devices are recorded in Table 2.




Figure 8. (a) Voltage and current waveforms of the three studied MOSFETs during double-pulse testing. (b) Power losses of the three studied MOSFETs during turn-on and turn-off.

Figure 9 shows the voltage (V_{ds}), current density ($I_{density}$), and dynamic-specific on-resistance (R_d) waveforms of the three studied devices under multiple switching. The three structures have similar current density waveforms. The forward voltage drop increases with the increase in the load current density, which is consistent with the I-V characteristic curve in Figure 2c. The waveform of R_d during the switching operation is shown in Figure 9c. It can be seen that the R_d of DT-MOS and the proposed MOSFET are degraded

during the switching process. The R_d of the three studied devices at the first and tenth turn-on is summarized in Table 2.




Figure 9. Multiple switching of the three studied MOSFETs: (a) V_{ds} , (b) $I_{density}$, (c) R_d .

The short-circuit (SC) test results of the DT-MOS, SJ-DTMOS, and proposed MOSFET are shown in Figure 10a. Figure 10b shows the short-circuit test circuit used in the simulation, where the gate resistance and stray inductance are $5\ \Omega$ and $10\ \text{nH}$, respectively [21]. The gate pulse time of the three devices is $5\ \mu\text{s}$, $6\ \mu\text{s}$, and $9\ \mu\text{s}$, respectively. The short-circuit withstand time (t_{sc}) of each device is determined by applying a single pulse of $15\ \text{V}/0\ \text{V}$ to the gate contact for the time until the device fails. The proposed MOSFET has the longest t_{sc} and the lowest saturation current density due to the narrowing current path caused by the depletion layer expansion of floating p regions during short-circuit. According to Figure 10a, when the short-circuit time exceeds the t_{sc} of the device, the device current will not drop to 0 with time, and the device will fail due to thermal runaway caused by high temperatures (over $1800\ \text{K}$).




Figure 10. (a) Voltage and current waveforms of the three MOSFETs during the short circuit. (b) Short-circuit test circuit.

The introduced thermodynamic model includes the calculation of lattice temperature, taking into account self-heating, and the change in lattice temperature leads to the change in carrier concentration and mobility, which affects the performance of the device. After the MOSFET short-circuit (SC), the short-circuit current increases rapidly, and then the short-circuit current decreases caused by the decrease in carrier mobility due to the increase in the lattice temperature [24]. The carrier density climbs with the higher lattice temperature, resulting in many holes, so that it can not be turned off completely, and there is a tail current. The trailing current leads to the generation of more heat and forms the positive

feedback of electrothermal. When the SC current exceeds the threshold, it will trigger the conduction of parasitic transistors, further aggravate the positive feedback and increase lattice temperature, and finally lead to thermal runaway, as shown in DT-MOS in Figure 11a.





Figure 11. (a) Total current and temperature waveforms for the three studied devices during short-circuit conditions (600 V dc bus voltage). (b) Lattice temperature distribution of the DT-MOS (at $t = 11 \mu\text{s}$, $20 \mu\text{s}$), the SJ-DTMOS (at $t = 11 \mu\text{s}$, $50 \mu\text{s}$), and the proposed MOSFET (at $t = 11 \mu\text{s}$, $50 \mu\text{s}$). (c) Total current density distribution of the DT-MOS (at $t = 11 \mu\text{s}$, $20 \mu\text{s}$), the SJ-DTMOS (at $t = 11 \mu\text{s}$, $50 \mu\text{s}$), and the proposed MOSFET (at $t = 11 \mu\text{s}$, $50 \mu\text{s}$).

Figure 11a shows the current density and temperature waveforms of the short circuit (short-circuit pulse width $t_w = 6 \mu\text{s}$). The temperature distribution and current density distribution at the end of the short circuit ($t = 11 \mu\text{s}$) and after a while ($t = 20 \mu\text{s}$ or $50 \mu\text{s}$) are shown in Figure 11b,c. It can be seen that, due to the depletion layer expansion of the floating p-region at high voltage, the short-circuit current of the proposed structure is obviously smaller than the other devices. It can be seen that the turn-off is not complete, and there is a tail current in the device. The power losses caused by the tail current caused the lattice temperature of the device to rise, eventually leading to thermal runaway. This happened to both DT-MOS and SJ-DTMOS in Figure 11a. Attributed to the smaller current, the lattice temperature of the proposed MOSFET is significantly lower than that of other devices at all moments, which effectively suppresses the electrothermal coupling effect and improves the short-circuit ability of the proposed device.

Table 2 exhibits the performance comparison of the three devices. It can be seen that the proposed MOSFET has the lowest Q_{gd} and C_{gd} . However, it can be seen through double-pulse test simulation that the switching loss of the proposed structure is the largest due to the smaller voltage and current change rates. The proposed MOSFET has the longest

t_{sc} and good static performance. Therefore, slightly larger switching losses can be accepted due to the excellent short-circuit capability.

Since the SJ structure is formed of multiple epitaxy layer growth and ion implantation [11,25,26], the SJ process is compatible with the floating p region’s process. Figure 12 shows the formation of the SJ structure and floating p regions using multilayer epitaxy and ion implantation techniques. It can be seen that floating p regions can be obtained only by increasing the ion implantation window. Therefore, the process of the proposed structure is almost the same as the SJ process, which will not increase the process difficulty and is realizable.




Figure 12. The key processing steps to fabricate the SJ structure with floating p regions. (a) Substrate wafer with first epitaxy. (b) Masked aluminum (Al) implantation to form p-pillar. (c) Masked Al implantation to form p-pillar and floating p regions. (d) Multiple epitaxy and ion implantation to form SJ structure with floating p regions.

A simple and feasible fabrication process flow of the proposed MOSFET is provided in Figure 13. First, the fabrication process starts with the substrate wafer with the first epitaxy in Figure 13a. Then, the super-junction structure with floating p regions in Figure 13b is formed through multiple epitaxy and ion implantation as shown in Figure 12. Figure 13c shows that the current spreading layers (CSLs) and p+ regions are formed through epitaxy and ion implantation. Figure 13d,e shows that p-well regions and n+ regions are formed through epitaxy. The thermal oxidation to form gate oxide and the deposition to form polysilicon are shown in Figure 13g. The interlayer dielectric (ILD) is formed through deposition in Figure 13h. Finally, contacts are formed through the metallization process in Figure 13i.




Figure 13. The fabrication process flow of the proposed MOSFET: (a) Substrate wafer with first epitaxy. (b) Super-junction structure with floating p regions formed through multiple epitaxy and ion implantation. (c) Epitaxy and ion implantation form CSL and p+ region. (d) Formation of p-well through epitaxy. (e) Formation of N+ region through epitaxy. (f) Trench etching. (g) Thermal oxidation of gate oxide and deposition of polysilicon gate. (h) Deposition of the interlayer dielectric (ILD). (i) Metallization forms contacts.

4. Conclusions

In this paper, a novel super-junction (SJ) double-trench SiC MOSFET with floating p regions is proposed and studied through TCAD simulation. The simulation results show that the proposed structure has higher gate oxide reliability due to the minimum oxide electric field caused by the introduction of the floating p region changing the electric field distribution inside the device. In this paper, the effects of the floating p regions' width, depth, and concentration on the performance of the device are studied, and the optimal value is determined, so that the proposed device has excellent static characteristics and short-circuit ability. In addition, considering the influence of process deviation, the proposed MOSFET under different process deviations is simulated. The simulation results show that the SJ-DTMOS with floating p regions has a large process window, and the performance of the device is only slightly changed under the process deviation of -20% to 20% , and a good compromise between static characteristics and short-circuit ability can be achieved.

In addition to the static characteristics, the gate-drain capacitance (C_{gd}) and gate-drain charge (Q_{gd}) of the three studied devices are compared, and the proposed MOSFET has the smallest C_{gd} and Q_{gd} . Unfortunately, due to the smaller current changing rate and voltage changing rate, the proposed structure possesses larger switching losses than the other two structures. However, the simulation results show that the short-circuit withstand time t_{sc} of the proposed MOSFET increases by 125% and 80% compared with DT-MOS and SJ-DTMOS, respectively. Therefore, the switching losses of the proposed MOSFET are acceptable due to its excellent short-circuit ability and higher gate oxide reliability. The fabrication processes of the SJ structure and floating p regions are compatible, which can be realized through multiple epitaxy and multiple ion implantation. A simple and feasible process of super-junction DTMOS with floating p regions is given in this paper.

Author Contributions: S.Y.: Methodology, Data Curation, Visualization, Formal Analysis, Writing—Original Draft. W.C.: Data Curation, Visualization. X.H.: Formal Analysis, Writing—Review and Editing. X.G.: Supervision. D.L.: Supervision. All authors have read and agreed to the published version of the manuscript.

Funding: This work was supported by the Sichuan Regional Innovation Cooperation Project (No.21QYCX0096).

Data Availability Statement: The data are available from the corresponding author upon reasonable request.

Conflicts of Interest: The authors declare no conflict of interest.

References

1. Hamada, K.; Nagao, M.; Ajioka, M.; Kawai, F. SiC—Emerging power device technology for next-generation electrically powered environmentally friendly vehicles. *IEEE Trans. Electron Devices* **2015**, *62*, 278–285. [[CrossRef](#)]
2. Millan, J.; Godignon, P.; Perpina, X.; Perez-Tomas, A.; Rebollo, J. A survey of wide bandgap power semiconductor devices. *IEEE Trans. Power Electron.* **2014**, *29*, 2155–2163. [[CrossRef](#)]
3. Palmour, J.W. Silicon Carbide Power Device Development for Industrial Markets. In Proceedings of the IEEE International Electron Devices Meeting (IEDM) 2014, San Francisco, CA, USA, 15–17 December 2014; pp. 1.1.1–1.1.8, ISBN 978-1-4799-8001-7.
4. Zhou, X.; Pang, H.; Jia, Y.; Hu, D.; Wu, Y.; Tang, Y.; Xia, T.; Gong, H.; Zhao, Y. SiC Double-Trench MOSFETs with Embedded MOS-Channel Diode. *IEEE Trans. Electron Devices* **2020**, *67*, 582–587. [[CrossRef](#)]
5. Luo, H.-C.; Wang, L.-M.; Wang, S.-G.; Tan, C.-J.; Zheng, K.; Zhang, G.-Q.; Tao, L.-Q.; Chen, X.-P. Investigations of SiC VDMOSFET with Floating Island Structure Based on TCAD. *IEEE Trans. Electron Devices* **2019**, *66*, 2295–2300. [[CrossRef](#)]
6. Rabkowski, J.; Pefititsis, D.; Nee, H.-P. Silicon Carbide Power Transistors: A New Era in Power Electronics Is Initiated. *IEEE Ind. Electron. Mag.* **2012**, *6*, 17–26. [[CrossRef](#)]
7. Williams, R.K.; Darwish, M.N.; Blanchard, R.A.; Siemieniec, R.; Rutter, P.; Kawaguchi, Y. The Trench Power MOSFET: Part I—History, Technology, and Prospects. *IEEE Trans. Electron Devices* **2017**, *64*, 674–691. [[CrossRef](#)]
8. Kanale, A.; Baliga, B.J. Eliminating Repetitive Short-Circuit Degradation and Failure of 1.2-kV SiC Power MOSFETs. *IEEE J. Emerg. Sel. Top. Power Electron.* **2021**, *9*, 6773–6779. [[CrossRef](#)]

9. Sun, J.; Xu, H.; Wu, X.; Sheng, K. Comparison and analysis of short circuit capability of 1200V single-chip SiC MOSFET and Si IGBT. In Proceedings of the 2016 13th China International Forum on Solid State Lighting: International Forum on Wide Bandgap Semiconductors China (SSLChina: IFWS), Beijing, China, 15–17 November 2016; pp. 42–45. [\[CrossRef\]](#)
10. Zhou, H.; Ye, C.; Zhan, X.; Wang, Z. Designing a SiC MOSFETs Gate Driver with High dv/dt Immunity and Rapid Short Circuit Protection for xEV Drivetrain Inverter. In Proceedings of the 22nd International Conference on Electrical Machines and Systems, ICEMS 2019, Harbin, China, 11–14 August 2019. [\[CrossRef\]](#)
11. Zuo, X.; Lu, J.; Tian, X.; Bai, Y.; Cheng, G.; Chen, H.; Tang, Y.; Yang, C.; Liu, X. Improvement on short-circuit ability of SiC super-junction MOSFET with partially widened pillar structure. *Chin. Phys. B* **2022**, *31*, 098502. [\[CrossRef\]](#)
12. Bharti, D.; Islam, A. Optimization of SiC UMOFET Structure for Improvement of Breakdown Voltage and ON-Resistance. *IEEE Trans. Electron Devices* **2017**, *65*, 615–621. [\[CrossRef\]](#)
13. Nakamura, T.; Nakano, Y.; Aketa, M.; Nakamura, R.; Mitani, S.; Sakairi, H.; Yokotsujiet, Y. High Performance SiC Trench Devices with Ultra-low Ron. In Proceedings of the IEEE International Electron Devices Meeting (IEDM) 2011, Washington, DC, USA, 5–7 December 2011; pp. 26.5.1–26.5.3, ISBN 978-1-4577-0505-2.
14. Yang, T.; Wang, Y.; Yue, R. SiC Trench MOSFET With Reduced Switching Loss and Increased Short-Circuit Capability. *IEEE Trans. Electron Devices* **2020**, *67*, 3685–3690. [\[CrossRef\]](#)
15. Okawa, M.; Aiba, R.; Kanamori, T.; Kobayashi, Y.; Harada, S.; Yano, H.; Iwamuro, N. First Demonstration of Short-Circuit Capability for a 1.2 kV SiC SWITCH-MOS. *IEEE J. Electron Devices Soc.* **2019**, *7*, 613–620. [\[CrossRef\]](#)
16. Li, X.; Deng, X.; Li, X.; Xu, X.; Wen, Y.; Wu, H.; Chen, W.; Zhang, B. A Novel SiC MOSFET With Embedded Auto-Adjust JFET With Improved Short Circuit Performance. *IEEE Electron Device Lett.* **2021**, *42*, 1751–1754. [\[CrossRef\]](#)
17. Kim, D.; Sung, W. Improved Short-Circuit Ruggedness for 1.2kV 4H-SiC MOSFET Using a Deep P-Well Implemented by Channeling Implantation. *IEEE Electron Device Lett.* **2021**, *42*, 1822–1825. [\[CrossRef\]](#)
18. *Sentaurus Device User Guide*, Version N-2017.09; Synopsys: Mountain View, CA, USA, 2017.
19. Cao, W.; Yin, S.; Hu, X.; Li, M.; Ge, X.; Liu, D. A novel SiC superjunction MOSFET with three-level buffer and unipolar channel diode. *Micro Nanostructures* **2022**, *172*, 207420. [\[CrossRef\]](#)
20. Jiang, H.; Wei, J.; Dai, X.; Ke, M.; Deviny, I.; Mawby, P. SiC Trench MOSFET With Shielded Fin-Shaped Gate to Reduce Oxide Field and Switching Loss. *IEEE Electron Device Lett.* **2016**, *37*, 1324–1327. [\[CrossRef\]](#)
21. He, Q.; Luo, X.; Liao, T.; Wei, J.; Deng, G.; Sun, T.; Fang, J.; Yang, F. 4H-SiC superjunction trench MOSFET with reduced saturation current. *Superlattices Microstruct.* **2018**, *125*, 58–65. [\[CrossRef\]](#)
22. Castro, I.; Roig, J.; Gelagaev, R.; Vlachakis, B.; Bauwens, F.; Lamar, D.G.; Driesen, J. Analytical Switching Loss Model for Superjunction MOSFET With Capacitive Nonlinearities and Displacement Currents for DC–DC Power Converters. *IEEE Trans. Power Electron.* **2016**, *31*, 2485–2495. [\[CrossRef\]](#)
23. Kang, H.; Udrea, F. Dynamic C_{GD} and dV/dt in Superjunction MOSFETs. *IEEE Trans. Electron Devices* **2020**, *67*, 1523–1529. [\[CrossRef\]](#)
24. Sun, J.; Xu, H.; Wu, X.; Yang, S.; Guo, Q.; Sheng, K. Short circuit capability and high temperature channel mobility of SiC MOSFETs. In Proceedings of the 2017 29th International Symposium on Power Semiconductor Devices and IC's (ISPSD), Sapporo, Japan, 28 May–1 June 2017; pp. 399–402.
25. Harada, S.; Kobayashi, Y.; Kyogoku, S.; Morimoto, T.; Tanaka, T.; Takei, M.; Okumura, H. First Demonstration of Dynamic Characteristics for SiC Superjunction MOSFET Realized using Multi-epitaxial Growth Method. In Proceedings of the 2018 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 1–5 December 2018; pp. 8.2.1–8.2.4. [\[CrossRef\]](#)
26. Masuda, T.; Saito, Y.; Kumazawa, T.; Hatayama, T.; Harada, S. 0.63 m Ω cm²/1170 V 4H-SiC Super Junction V-Groove Trench MOSFET. In Proceedings of the 2018 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 1–5 December 2018; pp. 8.1.1–8.1.4.

Disclaimer/Publisher's Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.