



Article Novel Record Replacement Algorithm and Architecture for QoS Management over Local Area Networks

Yi-Chih Tung ¹, Yuk-Wing Law ², Wen-Jyi Hwang ^{2,*}, Tsung-Ming Tai ³, Chih-Hsiang Ho ⁴ and Cheng-Chang Chen ⁵

- ¹ Department of Electronic Engineering, Ming Chi University of Technology, New Taipei City 243, Taiwan; iggy@mail.mcut.edu.tw
- ² Department of Computer Science and Information Engineering, National Taiwan Normal University, Taipei 116, Taiwan; 60847037s@ntnu.edu.tw
- ³ NVIDIA AI Technology Center, Taipei 114, Taiwan; ntai@nvidia.com
- ⁴ Institute for Information Industry, Taipei 106, Taiwan; andrew.ho@iii.org.tw
- ⁵ Bureau of Standards, Metrology and Inspection, M.O.E.A., Taipei 100, Taiwan; chang.chen@bsmi.gov.tw
- * Correspondence: whwang@ntnu.edu.tw

Abstract: An effective System-on-Chip (SoC) for smart Quality-of-Service (QoS) management over a virtual local area network (LAN) is presented in this study. The SoC is implemented by field programmable gate array (FPGA) for accelerating the delivery quality prediction for a service. The quality prediction is carried out by the general regression neural network (GRNN) algorithm based on a time-varying profile consisting of the past delivery records of the service. A novel record replacement algorithm is presented to update the profile, so that the bandwidth usage of the service can be effectively tracked by GRNN. Experimental results show that the SoC provides self-aware QoS management with low computation costs for applications over virtual LAN.

check for **updates**

Citation: Tung, Y.-C.; Law, Y.-W.; Hwang, W.-J.; Tai, T.-M.; Ho, C.-H.; Chen, C.-C. Novel Record Replacement Algorithm and Architecture for QoS Management over Local Area Networks. *Micromachines* 2022, *13*, 594. https:// doi.org/10.3390/mi13040594

Academic Editor: Aiqun Liu

Received: 9 March 2022 Accepted: 8 April 2022 Published: 10 April 2022

Publisher's Note: MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



Copyright: © 2022 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https:// creativecommons.org/licenses/by/ 4.0/). **Keywords:** System-on-Chip; Quality-of-Service; field programmable gate array; local area network; general regression neural network; network function virtualization

1. Introduction

Basic Internet services are usually delivered on a best effort basis, without taking any quality requirements into consideration. To satisfy the demands of applications and users in the network, Quality-of-Service (QoS) management [1,2] is usually employed by allocating existing resources to Internet services. A challenging issue for QoS management is the efficient utilization of network resources by the integration of a variety of hardware and software appliances. Network resources may not be effectively exploited by traditional QoS approaches such as the ones designed for peak requirements. Therefore, they are inefficient to cope with current diversified communication traffic demands.

Software-defined networking (SDN) [3] is a technique that provides programmability in configuring network resources. The SDN technique offers a valuable mechanism for dynamic and cost-effective network management. In addition, the SDN can be incorporated into the network function virtualization (NFV) [3,4], by which virtual network functions (VNFs) are interconnected into different delivery operations. For applications based on the 5G network and beyond [5] such as eHealth, smart poles, and smart cities [6– 8], SDN and NFV for QoS could play important roles for efficient allocations of network resources for communication services.

The study in [9] builds a virtual local area network (LAN) integrating SDN with NFV, where both the service quality prediction and subscription schemes are implemented as VNFs in the virtual LAN. The major goal of quality prediction schemes is to forecast the network resources required for satisfying the prescribed QoS level for a network service via the general regression neural network (GRNN) [10] algorithm. The prediction could be

based on the profile containing delivery records of the past bandwidth usage of the service and the corresponding feedback. The subscription of the service is then carried out from the prediction results. A drawback of the system is the high computational complexities for service quality prediction. This may introduce long latency for updating the subscription of the service.

An approach for solving the latency issues for QoS management is the employment of a hardware accelerator for NFV. A field programmable gate array (FPGA) [11,12] implementation for smart QoS management is proposed in [13]. The hardware architecture is able to accelerate the self-aware quality prediction based on GRNN. However, the updating operations for QoS management are achieved only by appending more delivery records to the profile for GRNN prediction. As the profile size reaches the upper bound affordable by the hardware, record replacement is necessary. There is no hardware-based replacement strategy for the system. The systems based on simple random selection strategy for replacement may not be self-aware for maintaining high prediction accuracy.

The objective of this paper is to present a novel system-on-chip (SoC) with record replacement for self-aware QoS management over a virtual LAN. An FPGA architecture of the GRNN algorithm is proposed as a hardware VNF for the prediction of delivery quality for a service. Based on the prediction results, optimal bandwidth allocation is performed to the service so that the service can be delivered with desired quality. The VNFs for traffic control operating in conjunction with the proposed FPGA-based QoS management VNFs are also implemented for the virtual LAN.

In addition to providing fast computation for producing prediction results for delivery quality, the proposed FPGA architecture contains a dedicated circuit for profile updating. Apart from basic record appending and removal operations, the dedicated circuit support online record replacement based on a novel record replacement algorithm. In this way, the profile for GRNN prediction can be effectively updated even for a small profile buffer. In the algorithm, the past records are separated into two groups: positive response group and negative response group. A record with positive response implies the delivery is achieved with satisfactory quality. Conversely, a negative response record reveals that the quality of the delivery is below expected level. One of the groups will be dynamically identified as the insignificant group based on the most recently received record. In the insignificant group, the oldest record is removed.

Both analytical and numerical evaluations are provided for the algorithms and systems presented in this study. Analytical results show that the GRNN-based prediction with the proposed record replacement algorithm achieves self-aware prediction. Furthermore, numerical evaluations reveal that the proposed smart SoC system offers accurate quality prediction for services for the efficient bandwidth allocation of the virtual LAN. All the results reveal that the proposed smart FPGA-based SoC is effective for the exploitation of network resources for dynamic and self-aware QoS management.

The remaining parts of this paper are organized as follows. Section 2 provides a brief overview of the works related to this study. The proposed QoS management algorithm and its profile updating techniques are presented in Sections 3 and 4, respectively. The SoC implementation supporting the QoS management with profile updating is then presented in Section 5. Section 6 shows some experimental results and evaluations. Concluding remarks are given in Section 7.

2. Related Works

A number of neural networks, such as multilayer perceptron (MLP) and recurrent neural network (RNN) [14–16], can be effectively used for the prediction of delivery quality for a service. However, offline training is required prior to the deployment of networks. For a new service, without a long collection of the corresponding delivery records, it would be difficult to find sufficient training data for accurate quality prediction. Therefore, a long delay would be necessary for a new service before an effective QoS management can be carried out.

The auto-regressive integrated moving average (ARIMA) [17] and GRNN [9] can be employed for delivery quality prediction without offline training. Similar to the approaches based on MLP and RNN, the ARIMA performs the prediction based only on the past source data rates. Because the bandwidth usage of a service may not be stationary, it would be difficult to maintain high prediction accuracy in the presence of surges or plummets in the source data rate of the service. To solve the nonstationary issues, a time-varying profile is used for GRNN-based prediction [9]. In addition to bandwidth allocations, the profile also contains the corresponding service responses. Profile updating policies are proposed for accommodating new service responses, so that the algorithm can be self-adaptive to new trends for the service.

A drawback for the GRNN-based prediction is the high computational complexities because of the employment of Gaussian kernels. One approach to accelerate the computation is the employment of FPGA techniques. Because of high flexibility and high computation speed, FPGA has been found to be effective for the hardware VNF implementations [18]. Examples of the FPGA implementations include the deep packet inspection and firewall [19]. A number of FPGA architectures [20–22] have been proposed for accelerating GRNN computation. However, many FPGA architectures are targeted for pattern classification applications with a fixed profile. Direct employment of the architectures for QoS management would then be difficult.

The GRNN prediction in [13] is implemented as a hardware VNF for smart QoS management. However, the hardware VNF does not address the record replacement issue after the buffer for the record collection becomes full. Although simple approaches such as random replacement are possible, prediction performance may be degraded because of the possible removal of important records. The least significant record removal policy proposed in [9] could be adopted. However, the policy is based on full-search operations with high computational complexity. This could impose a heavy computational load for the QoS management system. To achieve online self-adaptive and self-aware QoS management, a dedicated circuit for fast record replacement in the profile is desired.

3. Proposed QoS Management Algorithm

This section covers the infrastructure for the QoS server, QoS level definition, GRNNbased quality prediction, and the proposed QoS management algorithm in detail. To facilitate an understanding of the proposed algorithms, Appendix A includes a list of frequently used symbols.

3.1. Infrastructure for QoS Server

For the virtual LAN considered in this study, there are two or more domains. A multilink core network is responsible for the communication among different domains. Only the bridges in each domain are connected to the core network. There is a QoS server in the LAN for QoS management. The bridges carry out data forwarding operations subject to the constraint of the bandwidth allocated by a QoS server. The block diagrams of a bridge and a QoS server in the virtual LAN are shown in Figure 1.

We can see from Figure 1 that dedicated FPGA circuits are implemented as accelerators for the VNFs in the SoC for QoS management. In this way, the latency for QoS management can be effectively reduced. The FPGA-assisted SoC can be separated into two portions: hard processor system (HPS) and FPGA accelerator. The HPS contains a hard core processor, a main memory, and an Ethernet physical layer. The HPS is responsible for delivering control packets between the QoS server and a bridge. The delivery of control packets is based on the Openflow protocol. The HPS operates with the FPGA accelerator through HPS-FPGA interface. The FPGA accelerator carries out the GRNN-based quality prediction and the proposed profile updating algorithms in the SoC.



Figure 1. The block diagrams of a bridge and a QoS server in the virtual LAN. The bridge is a general purpose computer with a virtual switch. The QoS server is an SoC consisting of FPGA and HPS. In this study, the highlighted blocks are implemented.

The bridges in the LAN can operate in a general-purpose computing platform. It contains a virtual switch supporting link aggregation and traffic shaping based on the commands from QoS server by the Openflow protocol. In addition, each bridge supports the delivery of data packets to/from the other bridges in the LAN by user datagram protocol (UDP). In Figure 1, the components developed by this study are highlighted. We have also marked the corresponding sections for the highlighted components.

3.2. QoS Level

In this study, we define a service as a dataflow between two appliances from different domains. The service is delivered subject to a QoS level, which is dependent on the redundant bandwidth reserved for a service. Let $\mathbf{x} = \{x_1, ..., x_n\}$ be the bandwidth allocation to the service, where x_j , j = 1, ..., n, is the bandwidth of link j reserved for the service, and n is the number of links in the core network. Let

$$\mathbf{x}| = \sum_{j=1}^{n} x_j \tag{1}$$

be the bandwidth allocated by the QoS server. Let *R* be the actual source data rate of the service. Note that *R* and $|\mathbf{x}|$ may not be identical. When $|\mathbf{x}| \ge R$, we define

$$RAB = |\mathbf{x}| - R \tag{2}$$

as the residual allocation bandwidth (RAB) for data delivery, which can be regarded as the unused network resources for the service. Conversely, when $|\mathbf{x}| < R$, let

$$DLR = R - |\mathbf{x}| \tag{3}$$

be the data loss rate (DLR) of the service because of the lack of bandwidth. The RAB and DLR are the basic performance metrics for QoS management. Based on RAB and DLR, we define the Extended RAB (ERAB) as

$$ERAB = \begin{cases} RAB & \text{when } |\mathbf{x}| \ge R, \\ -DLR & \text{when } |\mathbf{x}| < R. \end{cases}$$
(4)

Clearly, when ERAB in (4) is positive, the service is not able to utilize all the available bandwidth. In contrast, the service needs more network bandwidth when a negative ERAB is observed. The ERAB could be regarded as useful feedback information for the service. In this study, an approach based on quantized ERAB is adopted for QoS management. Let *L* be the number of quantization levels. Based on *L*, let $\mathcal{I}_k \subset \mathcal{R}$, k = 0, ..., L - 1, be a set of ERAB intervals defined as

$$\mathcal{I}_{k} = \begin{cases}
(-\infty, \eta_{1}] & \text{when } k = 0, \\
(\eta_{k}, \eta_{k+1}] & \text{when } k = 1, \dots, L-2, \\
(\eta_{L-1}, \infty] & \text{when } k = L-1,
\end{cases}$$
(5)

where $\{\eta_1, ..., \eta_{L-1}\}$ is a set of thresholds satisfying $\eta_i < \eta_j$ for i < j. The output of the quantizer, denoted by **y**, is given by

$$\mathbf{y} = k$$
 when $\text{ERAB} \in \mathcal{I}_k$. (6)

In the proposed algorithm, the quantization result **y** is regarded as a service quality. Table 1 shows an example of six service qualities (i.e., L = 6) and the corresponding ERAB intervals. From (4), the ERAB can be regarded as the redundant bandwidth reserved for a service. Therefore, a positive service quality (i.e., $\mathbf{y} > 0$) has redundant bandwidth. A positive service quality with a large **y** value would provide a large reserved network resource for a service for the accommodation of unexpected increases in the source data rate. It is then beneficial for maintaining low DLR for the service. On the contrary, there may be no redundant bandwidth for the service quality with $\mathbf{y} = 0$. Furthermore, the bandwidth shortage of a negative service quality is likely, so that packet losses are possible.

Table 1. An example of service qualities and their corresponding ERAB intervals. In this example, the network system has six service quality levels (i.e., L = 6). The set of thresholds is given as $\{\eta_1, \ldots, \eta_5\} = \{1.25, 3.75, 6.25, 8.75, 11.25\}$.

Service Quality y	ERAB Intervals	Interval Range (Mbps)
5	\mathcal{I}_5	<i>[</i> 11.25 <i>,</i> ∞ <i>)</i>
4	\mathcal{I}_4	[8.75, 11.25)
3	\mathcal{I}_3	[6.25, 8.75)
2	\mathcal{I}_2	[3.75, 6.25)
1	\mathcal{I}_1	[1.25, 3.75)
0	\mathcal{I}_0	$[-\infty, 1.25)$

In the proposed algorithm, it is necessary to specify a QoS level before QoS management. The QoS level can be determined from the requirements for the service. One simple approach to designate a QoS level is to set the constraint on the lower bound *T* of expected service qualities for the data delivery, where $0 < T \le L - 1$. Therefore, QoS levels with higher *T* values imply better service qualities. Given the quantizer in (6), there are (L - 1) QoS levels for QoS management. As a result, the number of QoS levels supported by the proposed QoS management scheme would grow with *L*. It provides larger flexibilities as compared with the studies in [9], where only a fixed number of QoS levels are considered.

Table 2 shows an example of a set of QoS levels based on the service qualities defined in Table 1. It can be observed from Table 2 that QoS levels with higher *T* values allow fewer ERAB intervals for the service. In particular, for the delivery of a service with the highest QoS level (i.e., T = (L - 1) = 5), the goal of the delivery is only to maintain ERAB values in the interval $\mathcal{I}_5 = [11.25, \infty)$.

QoS Level with T	Allowed Service Qualities	Allowed ERAB Intervals
5	5	\mathcal{I}_5
4	4, 5	$\mathcal{I}_4, \mathcal{I}_5$
3	3, 4, 5	$\mathcal{I}_3, \mathcal{I}_4, \mathcal{I}_5$
2	2, 3, 4, 5	$\mathcal{I}_2, \mathcal{I}_3, \mathcal{I}_4, \mathcal{I}_5$
1	1, 2, 3, 4, 5	$\mathcal{I}_1, \mathcal{I}_2, \mathcal{I}_3, \mathcal{I}_4, \mathcal{I}_5$

Table 2. An example of a set of QoS levels and their corresponding service qualities and ERAB intervals. This example is based on the service qualities and ERAB intervals defined in Table 1.

3.3. GRNN-Based Service Quality Prediction

Let \mathcal{B} be the set of bandwidth allocations provided by the core network of the LAN for the service. It is given by

$$\mathcal{B} = \{ \mathbf{x} : x_j = k_j \Delta, \ 0 \le x_j \le B_j, \ 1 \le j \le n \},$$

$$(7)$$

where B_j is the maximum allowed bandwidth at the link j for the service, $\Delta > 0$ is the step size, $k_j \ge 0$ is an integer. For each bandwidth allocation $\mathbf{x} \in \mathcal{B}$, we carry out the service quality prediction.

Let $\mathcal{P} = \{(\mathbf{x}_i, \mathbf{y}_i), i = 1, ..., p\}$ be a profile containing *p* records of past services, where $(\mathbf{x}_i, \mathbf{y}_i)$ is the *i*-th record consisting of bandwidth allocation \mathbf{x}_i and the corresponding service quality \mathbf{y}_i . Based on the profile \mathcal{P} , the GRNN is adopted for the service quality prediction. Given \mathbf{x} and \mathcal{P} , let \mathbf{y}' be the result of the GRNN [10] computation. That is,

$$\mathbf{y}' = \frac{\sum_{i=1}^{p} \mathbf{y}_i W(\mathbf{x}, \mathbf{x}_i)}{\sum_{i=1}^{p} W(\mathbf{x}, \mathbf{x}_i)},$$
(8)

where

$$W(\mathbf{x}, \mathbf{x}_i) = \exp(\frac{-D(\mathbf{x}, \mathbf{x}_i)}{\sigma^2}), \qquad (9)$$

$$D(\mathbf{x}, \mathbf{x}_i) = \sum_{j=1}^n (x_j - x_{i,j})^2,$$
(10)

and $x_{i,j}$ is the *j*-th element of \mathbf{x}_i . Let $\hat{\mathbf{y}}$ be the predicted service quality, which can be obtained from \mathbf{y}' by a rounding operation as

$$\hat{\mathbf{y}} = \begin{cases} L - 1 & \text{when } \mathbf{y}' \ge L - 1.5, \\ k & \text{when } k - 0.5 \le \mathbf{y}' < k + 0.5, \ k = 1, \dots, L - 2, \\ 0 & \text{when } \mathbf{y}' < 0.5. \end{cases}$$
(11)

Only the bandwidth allocations with $\hat{\mathbf{y}}$ larger or equal to *T* are considered as candidates for the service. Let

$$\mathcal{O} = \{ \mathbf{x} : \hat{\mathbf{y}} \ge T \}.$$
(12)

Let \mathbf{x}^* be the optimal bandwidth allocation in \mathcal{O} , satisfying

$$\mathbf{x}^* = \min_{\mathbf{x} \in \mathcal{O}} |\mathbf{x}|. \tag{13}$$

In the proposed algorithm, the \mathbf{x}^* is then served as the bandwidth allocated to the service. From (13), it can be observed that the search space \mathcal{O} is required before the identification of \mathbf{x}^* . To find the search space \mathcal{O} , a full-search scheme for the computation of service quality prediction $\hat{\mathbf{y}}$ over all elements in \mathcal{B} may be necessary.

Algorithm 1 summarizes the operations of the proposed algorithm. As shown in Algorithm 1, each service based on the bandwidth allocation x^* of the current time slot results in a new service quality y. The profile \mathcal{P} will then be updated after the new

record $(\mathbf{x}^*, \mathbf{y})$ is available. It is not necessary to carry out a training process for profile updating. Only record appending or replacement operations are necessary. After the profile is updated, the new bandwidth allocation \mathbf{x}^* is determined for the next time slot. Detailed discussions of the profile updating are presented in the next section.

Algorithm 1 The GRNN-based QoS Management Algorithm

Require: Search space \mathcal{B} . **Require:** Upper bound of profile size *C*. **Require:** Number of service qualities *L*. **Require:** The set of threshold $\{\eta_1, \ldots, \eta_{L-1}\}$ for determining service qualities. **Require:** Initial profile $\mathcal{P} = \{\mathbf{x}_i, \mathbf{y}_i, i = 1, ..., p\}.$ **Require:** QoS level specified by *T*. 1: loop 2: if service required in new time slot then Compute the optimal bandwidth allocation \mathbf{x}^* from \mathcal{P} by (13). 3: Current time slot \leftarrow new time slot. 4: Bandwidth allocation of current time slot $\leftarrow x^*$. 5: Measure the ERAB defined in (4). 6: Compute **y** from ERAB by (6). 7: $(\mathcal{P}, p) \leftarrow \text{PROFILE}_\text{UPDATE}(\mathbf{x}^*, \mathbf{y}, \mathcal{P}, p, C, T)$ 8: Wait till the end of the current time slot. 9: 10: end if 11: end loop

4. The Proposed Profile Updating Algorithm

To facilitate the presentation of the profile updating algorithm, we first define positive responses, negative responses, and self-aware QoS management. Given a QoS level *T*, a response **y** is said to be positive when $\mathbf{y} \ge T$. Otherwise, **y** is said to be negative. A QoS management algorithm is said to be self-aware when two conditions are met for a given service with QoS level *T*. Firstly, after a negative response is acquired, the algorithm will increase the total bandwidth allocated to the service. In addition, the algorithm will maintain or reduce the total allocated bandwidth after a positive response is obtained. In the remaining parts of this section, we show that the proposed profile updating algorithm has the advantage of being self-aware.

4.1. QoS Self-Awareness for Proposed GRNN Algorithm after Appending a New Record

Given a service with QoS level *T*, we can rewrite (12) for the search space \mathcal{O} by (11) as

$$\mathcal{O} = \{ \mathbf{x} : \mathbf{y}' \ge T - 1/2 \}.$$

$$\tag{14}$$

Because \mathbf{y}' is dependent on the profile size p from (8), the set \mathcal{O} is also dependent on p. Let $\mathcal{O}(p)$ be the set \mathcal{O} with profile size p. By substituting (8) to (14), it can be derived that

$$\mathcal{O}(p) = \{ \mathbf{x} : \frac{\sum_{i=1}^{p} \mathbf{y}_{i} W(\mathbf{x}, \mathbf{x}_{i})}{\sum_{i=1}^{p} W(\mathbf{x}, \mathbf{x}_{i})} \ge T - \frac{1}{2} \}.$$
(15)

We then rewrite (15) as

$$\mathcal{O}(p) = \{ \mathbf{x} : S_1 + S_2 \ge S_3 \},\tag{16}$$

where

$$S_{1} = \sum_{u=T}^{L-1} \sum_{i \in \mathcal{J}_{u}} (u-T) W(\mathbf{x}, \mathbf{x}_{i}), S_{2} = \frac{1}{2} \sum_{i=1}^{p} W(\mathbf{x}, \mathbf{x}_{i}), S_{3} = \sum_{u=0}^{T-1} \sum_{i \in \mathcal{J}_{u}} (T-u) W(\mathbf{x}, \mathbf{x}_{i}), \quad (17)$$

and

$$\mathcal{J}_{u} = \{i : 1 \le i \le p, \mathbf{y}_{i} = u\}.$$

$$(18)$$

From (9), we see that $W(\mathbf{x}, \mathbf{x}_i) \ge 0$. Therefore, It follows from (17) that $S_1 \ge 0$, $S_2 \ge 0$ and $S_3 \ge 0$.

We next consider the scenario where the new record $(\mathbf{x}^*, \mathbf{y})$ is appended as the (p + 1)-th record of the profile. In this case, there are p + 1 records in the new profile. Therefore, the resulting set \mathcal{O} is given by

$$\mathcal{O}(p+1) = \{ \mathbf{x} : \frac{\mathbf{y}W(\mathbf{x}, \mathbf{x}^*) + \sum_{i=1}^{p} \mathbf{y}_i W(\mathbf{x}, \mathbf{x}_i)}{W(\mathbf{x}, \mathbf{x}^*) + \sum_{i=1}^{p} W(\mathbf{x}, \mathbf{x}_i)} \ge T - \frac{1}{2} \}.$$
 (19)

Two cases are then studied separately: a new positive response (i.e., $\mathbf{y} \ge T$) and a new negative response (i.e., $\mathbf{y} < T$).

4.1.1. New Positive Response

In this case, $y \ge T$. Based on the similar approaches for obtaining (16) from (15), it can be shown from (19) that

$$\mathcal{O}(p+1) = \{\mathbf{x} : S_1 + S_2 + (\mathbf{y} - T + \frac{1}{2})W(\mathbf{x}, \mathbf{x}^*) \ge S_3\},$$
(20)

where S_1 , S_2 and S_3 are given in (17). Because $S_1 > 0$, $S_2 > 0$, $S_3 > 0$, and $\mathbf{y} \ge T$, it can be easily shown that all the terms in (20) are positive. By comparing (16) with (20), we see that

$$\mathcal{O}(p+1) \supseteq \mathcal{O}(p)$$
, when $\mathbf{y} \ge T$. (21)

From (13) and (21), it follows that

$$|\mathbf{x}^*(p+1)| \le |\mathbf{x}^*(p)|$$
, when $\mathbf{y} \ge T$, (22)

where $\mathbf{x}^*(p)$ is \mathbf{x}^* when the size of profile \mathcal{P} is p. Consequently, from (22), it can be observed that the proposed algorithm reduces the allocated bandwidth after a new positive response is obtained.

4.1.2. New Negative Response

For the case of $\mathbf{y} < T$, we can derive from (19) that

$$\mathcal{O}(p+1) = \{ \mathbf{x} : S_1 + S_2 \ge (T - \mathbf{y} - \frac{1}{2}) W(\mathbf{x}, \mathbf{x}^*) + S_3 \}.$$
 (23)

Note that $S_1 > 0$, $S_2 > 0$, $S_3 > 0$, $\mathbf{y} < T$, and \mathbf{y} and T are integers. As a result, all terms in (23) are positive. It can then be concluded from (16) and (23) that

$$\mathcal{O}(p+1) \subset \mathcal{O}(p)$$
, when $\mathbf{y} < T$. (24)

Therefore,

$$|\mathbf{x}^*(p+1)| > |\mathbf{x}^*(p)|$$
, when $\mathbf{y} < T$. (25)

Both (22) and (25) conclude the self-awareness of the GRNN-based QoS management algorithm.

4.2. QoS Self-Awareness for Proposed GRNN Algorithm after Replacing an Old Record

The profile size p grows as new records are acquired during the service. Therefore, for a service with long transmission, a large profile may be produced. This would increase the computation overhead for QoS management. One way to solving the issue is to

maintain the profile size *p* as it reaches a predefined upper limit *C*. That is, when p = C, an old record $\{\mathbf{x}_q, \mathbf{y}_q\}, q \in \{1, ..., C\}$, is replaced by the new record $\{\mathbf{x}^*, \mathbf{y}\}$. In this subsection, we investigate the conditions under which the selection of the old record $\{\mathbf{x}_q, \mathbf{y}_q\}$ for the replacement would still attain the QoS awareness.

Because the replacement only occurs after the profile size *p* reaches *C*, let $\mathcal{O}_{old}(C)$ and $\mathcal{O}_{new}(C)$ be the set $\mathcal{O}(C)$ before and after replacement, respectively. In this operation, the old record {**x**_q, **y**_q} is replaced by new record {**x**^{*}, **y**}. That is,

$$\mathcal{O}_{old}(C) = \{ \mathbf{x} : \frac{\sum_{i=1}^{C} \mathbf{y}_i W(\mathbf{x}, \mathbf{x}_i)}{\sum_{i=1}^{C} W(\mathbf{x}, \mathbf{x}_i)} \ge T - \frac{1}{2} \},$$
(26)

and

$$\mathcal{O}_{new}(C) = \{ \mathbf{x} : \frac{\mathbf{y}W(\mathbf{x}, \mathbf{x}^*) - \mathbf{y}_q W(\mathbf{x}, \mathbf{x}_q) + \sum_{i=1}^{C} \mathbf{y}_i W(\mathbf{x}, \mathbf{x}_i)}{W(\mathbf{x}, \mathbf{x}^*) - W(\mathbf{x}, \mathbf{x}_q) + \sum_{i=1}^{C} W(\mathbf{x}, \mathbf{x}_i)} \ge T - \frac{1}{2} \}.$$
 (27)

We can rewrite (26) and (27) as

$$\mathcal{O}_{old}(C) = \{ \mathbf{x} : S_1 + S_2 \ge S_3 \},$$
 (28)

$$\mathcal{O}_{new}(C) = \{ \mathbf{x} : S_1 + S_2 + S_4 \ge S_3 \},\tag{29}$$

where S_1 , S_2 and S_3 are given by (17), and

$$S_4 = (\mathbf{y} - (T - \frac{1}{2}))W(\mathbf{x}, \mathbf{x}^*) + ((T - \frac{1}{2}) - \mathbf{y}_q)W(\mathbf{x}, \mathbf{x}_q).$$
(30)

Two cases are also considered separately: a new positive response (i.e., $y \ge T$) and a new negative response (i.e., y < T).

4.2.1. New Positive Response

Consider a set \mathcal{M} satisfying

$$\mathcal{M} = \{ (\mathbf{x}_q, \mathbf{y}_q) : (\mathbf{x}_q, \mathbf{y}_q) \in \mathcal{P}, \ S_4 > 0, \ \forall \mathbf{x} \}.$$
(31)

When a new positive response is received (i.e., $\mathbf{y} \ge T$), it is desired that the selected old record (\mathbf{x}_q , \mathbf{y}_q) to be replaced belongs to \mathcal{M} so that $S_4 > 0$. From (28) and (29), it can then be concluded that

$$\mathcal{O}_{new}(C) \supseteq \mathcal{O}_{old}(C)$$
, when $\mathbf{y} \ge T$ and $(\mathbf{x}_q, \mathbf{y}_q) \in \mathcal{M}$. (32)

Let $\mathbf{x}_{old}^*(C)$ and $\mathbf{x}_{new}^*(C)$ be the optimal bandwidth allocation before and after replacement, respectively. Therefore, it can be shown that

$$|\mathbf{x}_{new}^*(C)| \le |\mathbf{x}_{old}^*(C)|$$
, when $\mathbf{y} \ge T$ and $(\mathbf{x}_q, \mathbf{y}_q) \in \mathcal{M}$. (33)

Consequently, when the new response is positive, and the selected old record $(\mathbf{x}_q, \mathbf{y}_q) \in \mathcal{M}$, the proposed algorithm is self-aware after record replacement.

4.2.2. New Negative Response

Define a set \mathcal{N} as

$$\mathcal{N} = \{ (\mathbf{x}_q, \mathbf{y}_q) : (\mathbf{x}_q, \mathbf{y}_q) \in \mathcal{P}, \ S_4 \le 0, \ \forall \mathbf{x} \}.$$
(34)

We can then see that

$$\mathcal{O}_{new}(C) \subset \mathcal{O}_{old}(C)$$
, when $\mathbf{y} < T$ and $(\mathbf{x}_q, \mathbf{y}_q) \in \mathcal{N}$. (35)

As a result,

$$|\mathbf{x}_{new}^*(C)| > |\mathbf{x}_{old}^*(C)|, \text{ when } \mathbf{y} < T \text{ and } (\mathbf{x}_q, \mathbf{y}_q) \in \mathcal{N}.$$
(36)

Therefore, for the cases of new negative responses, when the old record to be replaced satisfies $(\mathbf{x}_q, \mathbf{y}_q) \in \mathcal{N}$, the proposed algorithm is also self-aware.

4.2.3. Hardware-Friendly Replacement Strategy

Although the self-awareness can be achieved by the proposed algorithm by record replacement, high computation complexities may be required for the search of old record $(\mathbf{x}_q, \mathbf{y}_q)$ satisfying (33) or (36). This is because the search involves the computation of S_4 in (30) over all the **x**. To simplify the search operations, it can be shown from (30) that

 $S_4 > 0, \forall \mathbf{x}, \quad \text{when } \mathbf{y} \ge T \text{ and } \mathbf{y}_q < T,$ (37)

$$S_4 \leq 0, \ \forall \mathbf{x}, \qquad \text{when } \mathbf{y} < T \text{ and } \mathbf{y}_q \geq T.$$
 (38)

Therefore, when $\mathbf{y} \ge T$ and $\mathbf{y}_q < T$, then the record $\{\mathbf{x}_q, \mathbf{y}_q\}$ belongs to \mathcal{M} by (31) and (37). Likewise, the record $\{\mathbf{x}_q, \mathbf{y}_q\}$ belongs to \mathcal{N} for $\mathbf{y} < T$ and $\mathbf{y}_q \ge T$ by (34) and (38). Based on the results, we can further derive from (33) and (36) that

$$|\mathbf{x}_{new}^*(C)| \le |\mathbf{x}_{old}^*(C)|, \quad \mathbf{y} \ge T \text{ and } \mathbf{y}_q < T,$$
(39)

$$|\mathbf{x}_{new}^*(C)| > |\mathbf{x}_{old}^*(C)|, \qquad \mathbf{y} < T \text{ and } \mathbf{y}_q \ge T.$$
(40)

Only simple comparisons are necessary for (39) and (40) for the selection of record $\{x_q, y_q\}$ achieving QoS awareness without the computation of S_4 values.

Given a new record $\{x^*, y\}$, there may exist more than one old record satisfying (39) or (40). In this study, we select the old record as the replacement target in the First-In First-Out (FIFO) fashion. Define

$$\mathcal{Q} = \begin{cases} \{(\mathbf{x}_r, \mathbf{y}_r) : \mathbf{y}_r < T, (\mathbf{x}_r, \mathbf{y}_r) \in \mathcal{P}\}, & \text{when } \mathbf{y} \ge T, \\ \{(\mathbf{x}_r, \mathbf{y}_r) : \mathbf{y}_r \ge T, (\mathbf{x}_r, \mathbf{y}_r) \in \mathcal{P}\}, & \text{when } \mathbf{y} < T. \end{cases}$$
(41)

The target record to be replaced (\mathbf{x}_q , \mathbf{y}_q) is then the oldest record in Q. In this way, the most recent records will be kept in the profile for accurate QoS prediction. Algorithm 2 summarizes the corresponding record replacement and profile updating schemes for attaining QoS awareness.

Al	gorit	hm 2	The F	rofile	Upd	ating	Algor	rithm
----	-------	------	-------	--------	-----	-------	-------	-------

1:	procedure PROFILE_UPDATE(x [*] , y , <i>P</i> , <i>p</i> , <i>C</i> , <i>T</i>)
2:	if $p < C$ then
3:	$p \leftarrow p + 1.$
4:	else
5:	Determine set Q by (41).
6:	if $\mathcal{Q} eq arnothing$ then
7:	$(\mathbf{x}_q, \mathbf{y}_q) \leftarrow \text{oldest record in } \mathcal{Q}.$
8:	else
9:	$(\mathbf{x}_q, \mathbf{y}_q) \leftarrow \text{oldest record in } \mathcal{P}.$
10:	end if
11:	$\mathcal{P} \leftarrow \mathcal{P} \setminus \{\mathbf{x}_q, \mathbf{y}_q\}.$
12:	end if
13:	$\mathcal{P} \leftarrow \mathcal{P} \cup \{\mathbf{x}^*, \mathbf{y}\}.$
14:	return \mathcal{P} , p .
15:	end procedure

5. Proposed FPGA Accelerator for QoS Management

It is usually desired to employ a SoC for the QoS management in a LAN because of low power consumption and low deployment costs. However, because the processor of the SoC may have only limited computation capacities, the computation time of the software implementation of the algorithm in the SoC is high. By adopting the dedicated hardware circuits as the accelerator for the processor, we are then able to achieve realtime QoS management for the GRNN-based delivery quality prediction with dynamic profile updating.

As shown in Figure 2, the proposed FPGA accelerator contains three parts: the GRNN prediction unit, the profile updating unit, and the interface unit. The interface unit is designed for the interaction with the processor of the SoC. The interface unit has simple architecture mainly containing buffers. The processor of the SoC is able to access the buffers in the interface unit for providing source data and collecting computation results from the accelerator. The goal of the GRNN unit is carry out the computation of (13) by FPGA. The profile updating unit is responsible for performing the record replacement operations in Algorithm 2. In the following subsections, we focus on the discussions of GRNN prediction unit and the profile updating unit.



Figure 2. The architecture of the proposed FPGA accelerator. It can be separated into three parts: the GRNN prediction unit, the profile updating unit, and the interface unit.

5.1. GRNN Prediction Unit

The GRNN prediction unit is a hardware implementation of operations in (13). Based on the profile \mathcal{P} provided by the profile updating unit and the QoS level *T* provided by the interface unit, the goal of GRNN unit is to search for x^{*}, the optimal bandwidth allocation for the service. As revealed in Figure 3, there are 5 modules in the GRNN unit, which are termed the SDC (e.g., Squared Distance Computation), the EXP (e.g., EXPonent), the ACC (e.g., ACCumulation), the DIV (e.g., DIVision), and the QUAN (e.g., QUANtization) modules, respectively.



Figure 3. The architecture of the GRNN prediction unit.

Given a candidate $\mathbf{x} \in \mathcal{B}$, the goal of SDC module and EXP module are to compute $D(\mathbf{x}, \mathbf{x}_i)$ in (10) and $W(\mathbf{x}, \mathbf{x}_i)$ in (9), respectively. Specifically, the computations of $(x_j - x_{i,j})^2$ in (10) are carried out in the SDC module. In this study, the core network contains only 2 links (i.e., n = 2). Therefore, we need only two Floating Point (FP) multipliers and three FP adders in the SDC module. In the FP arithmetic operators, all the numbers are in IEEE 754 single precision format [23]. In the EXP module shown in Figure 4, there is only a single FP exponent computation unit for the computation of $W(\mathbf{x}, \mathbf{x}_i)$. The σ^2 in (9) is chosen as a power of 2 so that the division operation for $W(\mathbf{x}, \mathbf{x}_i)$ is equivalent to simple shifting operations.



Figure 4. The architectures of the SDC module, EXP module, ACC module and DIV module.

The ACC module is responsible for the computations of both $\sum_{i=1}^{p} \mathbf{y}_i W(\mathbf{x}, \mathbf{x}_i)$ and $\sum_{i=1}^{p} W(\mathbf{x}, \mathbf{x}_i)$. Note that the EXP module only provides $W(\mathbf{x}, \mathbf{x}_i)$ for i = 1, ..., p, sequentially. As a result, the ACC module offers the accumulation of the partial sums $S_1(i)$ and $S_2(i)$, defined as

$$S_1(i) = \sum_{k=1}^{i} \mathbf{y}_i W(\mathbf{x}, \mathbf{x}_k), \ S_2(i) = \sum_{k=1}^{i} W(\mathbf{x}, \mathbf{x}_k).$$
(42)

In the ACC module, the computation of $S_1(i)$ and $S_2(i)$ are performed by separate FP accumulators. When i = p, the $S_1(p)$ and $S_2(p)$ can serve as the inputs to the DIV module for the computation of \mathbf{y}' .

There is only a single FP divider for the computation of \mathbf{y}' in (8) in the DIV module. From Figure 5, we see that the \mathbf{y}' is further processed by QUAN module. It then produces the final result $\hat{\mathbf{y}}$ in (11). As shown in Figure 5, we let \mathbf{x}_{\min} be the current \mathbf{x}^* . When $\hat{\mathbf{y}} > T$, and $|\mathbf{x}| < |\mathbf{x}_{\min}|$, then \mathbf{x}_{\min} is updated as \mathbf{x} . When all the \mathbf{x} in \mathcal{B} is searched, the final \mathbf{x}_{\min} is the final bandwidth allocation result \mathbf{x}^* .





Given a bandwidth allocation \mathbf{x} , an advantage of the proposed architecture is that the SDC, EXP, and ACC modules are operating in a pipelined fashion for enhancing the throughput for GRNN computation. As shown in Figure 6, given \mathbf{x} , profile records $(\mathbf{x}_i, \mathbf{y}_i), i = 1, ..., p$, are fetched one at a time. The adders and multipliers in the SDC module are pipelined. Therefore, for different profile records, $D(\mathbf{x}, \mathbf{x}_i)$ can be computed concurrently. Likewise, the exponent computation unit in the EXP module is pipelined. The $W(\mathbf{x}, \mathbf{x}_i)$ for different profile records are also computed in an overlapping fashion. The multiplication and accumulation operations can also be carried out in parallel in the ACC module. Let *K* be the latency for updating \mathbf{x}_{min} from \mathbf{x} . It can then be observed from Figure 6 that *K* is given by

$$K = p + K_{\rm SDC} + K_{\rm EXP} + K_{\rm ACC} + K_{\rm DIV} + K_{\rm OUAN}$$

$$\tag{43}$$

the latency K_{SDC} , K_{EXP} , K_{ACC} , K_{DIV} and K_{QUAN} are independent of the profile size p. They are determined by the latency of FP adders, multipliers, comparators, exponent operators, and/or dividers. Therefore, the latency K only grows linearly with p.



Figure 6. The pipeline operations for the GRNN prediction unit.

The pipelined operations can also be extended for different search candidates $x's \in B$. Let *J* be the number of search candidates. The number of candidates is dependent

on the search step size Δ and the search algorithm [13]. Furthermore, t_1 be the total latency for finding \mathbf{x}^* . Let \bar{t} be average latency per search candidate. That is,

$$\bar{t} = \frac{t_1}{J}.\tag{44}$$

When operations for different search candidates are not overlapping, $t_1 = J \times K$. In this case, (44) decreases to $\bar{t} = K$.

5.2. Profile Updating Unit

The profile updating unit contains the profile $\mathcal{P} = \{(\mathbf{x}_i, \mathbf{y}_i), i = 1, ..., p\}$. Furthermore, the unit is responsible for updating \mathcal{P} based on Algorithm 2. Recall that the set $\mathcal{Q} \subseteq \mathcal{P}$ defined in (41) plays an important role for the record replacement by Algorithm 2. In the profile updating unit, \mathcal{Q} can be easily identified. The oldest record in \mathcal{Q} can also be easily removed. These advantages facilitate the updating process for the profile.

As shown in Figure 7, there are two buffers in the profile updating unit: the positive response buffer, and the negative response buffer. Each record $(\mathbf{x}_i, \mathbf{y}_i), i = 1, ..., p$, in the profile \mathcal{P} is assigned to one of the buffers. Given a threshold T > 0, a record $(\mathbf{x}_i, \mathbf{y}_i)$ is assigned to the positive response buffer when $\mathbf{y}_i \ge T$. Otherwise, the record is assigned to the negative response buffer.



Figure 7. The architecture of the profile updating unit. In the architecture, both the positive response buffer and negative response buffer are used for storing response records in \mathcal{P} .

Both the positive response buffer and negative response buffer have the same architecture, as revealed in Figure 8. We can see from Figure 8 that the each buffer is a *C*-stage shift register supporting serial-in parallel-out (SIPO) operations, where *C* is the upperbound of the profile size. Therefore, each buffer accepts at most one response record at a time. All the registers in the buffers are connected to the output multiplexer shown in Figure 7. In this way, the content of each register of the buffers can be easily fetched.

Because the actual profile size p < C, some stages in the shift register may be empty, or contain invalid profile record. To facilitate the profile updating process, each buffer in the profile updating unit is associated with a counter. The value of each counter indicates the number of valid records in the corresponding buffer. Let u and v be the value of the counter associated with positive response buffer and negative response buffer, respectively. Therefore, u + v = p, $u \ge 0$, and $v \ge 0$. In addition, the u valid records and v valid records are located in the first u stages and the first v stages of the shift registers in positive response buffer, respectively. Only the stages with valid records in the shift registers are accessed by the GRNN prediction unit.



Figure 8. The architecture of positive response buffer and negative response buffer. Each buffer is a *C*-stage shift register supporting SIPO operations.

Given a newly received record (\mathbf{x}^* , \mathbf{y}) for updating the profile \mathcal{P} , two cases are considered separately in the profile updating unit: p < C and p = C.

5.2.1. Updating Buffers in the Profile Updating Unit for p < C

In this case, only record appending is necessary. Dependent on the value of \mathbf{y} , the newly received record $(\mathbf{x}^*, \mathbf{y})$ is appended to the positive response buffer or negative response buffer. When $\mathbf{y} \ge T$, the record $(\mathbf{x}^*, \mathbf{y})$ is assigned to the positive response buffer. In addition, both p and u are incremented by 1, and v remains the same. When $\mathbf{y} < T$, we append $(\mathbf{x}^*, \mathbf{y})$ to the negative response buffer. Both p and v are incremented by 1, and v remains the same.

Figure 9 shows a simple example for the corresponding operations, where C = 4, p = 3, u = 2, and v = 1 before the updating. It is assumed $\mathbf{y} < T$ in this example. As a result, $(\mathbf{x}^*, \mathbf{y})$ is assigned to the negative response buffer. That is, after the updating, p = 4, u = 2, and v = 2.



Figure 9. A simple example for updating buffers in profile updating unit for p < C. In this example, C = 4, p = 3, u = 2, and v = 1 before updating. Assume $\mathbf{y} < T$ for the new record. The new record is then assigned to negative response buffer. After updating, p = 4, u = 2, and v = 2. (a) Before updating; (b) After updating.

5.2.2. Updating Buffers in the Profile Updating Unit for p = C

The record replacement is required in this case because the size of the profile has already attained its upperbound. To carry out the replacement operations, the set $Q \in P$ should be first found, as shown in Algorithm 2. The oldest record in Q is subsequently removed. The newly received record (x^*, y) is then appended to the profile P.

From (41), we observe that the set Q can be easily identified based on positive response buffer and negative response buffer. When $\mathbf{y} \ge T$, the set Q is the negative response buffer by (41). The *v*-th stage in the shift register of negative response buffer contains the oldest record. It is then removed. The record $(\mathbf{x}^*, \mathbf{y})$ is assigned to the positive response record. After the replacement operations, the profile size *p* remains the same. However, the value of *v* is decreased by 1 because of the removal operation for the negative response buffer. Furthermore, since the new record is appended to the positive response record, we increase the *u* by 1.

By contrast, when $\mathbf{y} < T$, the set Q is the positive response buffer. The record located at the *u*-th stage of the shift register of the positive response buffer is the oldest record, and is removed. The record (\mathbf{x}^* , \mathbf{y}) is appended to the negative response record. Therefore, *u* and *v* are incremented by 1 and decremented by 1, respectively. The profile size *p* remains the same.

An example of record replacement for p = C = 4 is provided in Figure 10. In this example, u = v = 2 before updating. Furthermore, the new record $(\mathbf{x}^*, \mathbf{y})$ with $\mathbf{y} \ge T$ is considered. The set Q is then the negative response buffer. Because v = 2 before updating, the record in the second cell of the negative response buffer is removed. The new record $(\mathbf{x}^*, \mathbf{y})$ is assigned to the positive buffer. Consequently, after the record replacement, u = 3, v = 1. Furthermore, because the profile size remains the same, p = 4 after record replacement.



Figure 10. A simple example for updating buffers in profile updating unit for p = C. In this example, p = 4, C = 4, u = 2 and v = 2 before updating. Assume $y \ge T$ for the new record. The new record is then assigned to positive response buffer. After updating, p = 4, u = 3, and v = 1. (a) Before updating; (b) After updating.

6. Experimental Results

This section presents some experimental results of the proposed smart SoC, which have been deployed in the real LAN for QoS management. The setup for the experiments is first provided in detail. This is followed by the evaluations of hardware costs and computation speed of the SoC. The performance metrics of the SoC for QoS management in terms of DLR and RAB for different services are subsequently included with comparisons.

6.1. Experimental Setup

As shown in Figure 11, the LAN for the experiments contains 2 bridges, 1 QoS server, and a single core network. There are two links (i.e., n = 2) in the core network. Each link is a Gigabyte Ethernet. The communication between the QoS server and each bridge is by WiFi. The ERAB measurements for a service are carried out by the Bridge 1 or Bridge 2 depending on the location of the source. The corresponding ERAB reports are then sent to the QoS server. Upon receiving the reports, the QoS server computes the new bandwidth allocation for the service. The new allocation is subsequently sent to the corresponding bridge for traffic control operations.



Figure 11. The real LAN for the experiments. The proposed SoC is deployed as the QoS server for the LAN.

Raspberry Pi 4 computers are adopted for the implementation of Bridge 1 and Bridge 2. The QoS server is built on Terasic DE-10 Nano board. The FPGA device for the DE-10 Nano board is Intel Cyclone V 5CSEBA6. The HPS associated with the DE-10 board is based on ARM Cortex A9 processor with 800 MHz clock rate The proposed FPGA accelerator has been simulated, implemented and mapped in FPGA using Cyclone V 5CSEBA6. The ModelSim is the simulator for the RTL level verification. Furthermore, the Qsys is used for building the SoC for the evaluation of the proposed algorithms and architectures for QoS management. The FPGA accelerator operates at maximum clock rate of 50 MHz.

The virtual switch in each bridge is implemented by the Open vSwitch (OVS) [24]. In our experiments, the virtual switch is adopted for link aggregation and traffic shaping. Let r_j be the source data rate assigned to the *j*-th link of the core network. In the proposed link aggregation scheme, r_j is computed by

$$r_j = R \frac{x_j}{|\mathbf{x}|},\tag{45}$$

where *R* is the total source data rate. The flow tables for packet matching operations in the virtual switch is used for traffic shaping. The matching rules for the flow tables are updated by the SDN controller in the QoS server. An Openflow controller operating in accordance with the bandwidth allocation results from the proposed algorithm is adopted as the SDN controller. The OpenFlow protocol [3] is used for the delivery of commands produced by the SDN controller. In our experiments, there are twelve response levels (i.e., L = 12) for the QoS management. We set { $\eta_1, \ldots, \eta_{11}$ } = {-11.25, -8.75, -6.25, -3.75, -1.25, 1.25, 3.75, 6.25, 8.75, 11.25, 13.75} (in Mbps) for convert-

ing the ERAB to service quality **y** by (6). For the search space \mathcal{B} for each service, we set the step size $\Delta = 0.25$ Mbps in (7). Furthermore, both Link 1 and link 2 have the same maximum bandwidth $B_1 = B_2 = 40$ Mbps.

6.2. Hardware Costs and Computation Speed

In the proposed FPGA accelerator, both the arithmetic operators and memory buffers are the major contributing factors to the utilization of hardware resources. The arithmetic operators are the FP adders, FP multipliers, FP accumulators, exponent operators, FP dividers, and FP comparators. The memory buffers are the shift registers. Table 3 shows the asymptotic analysis of number of arithmetic operators, and the size of shift registers. The analysis is against the profile size upper bound *C*, the number of links *n*, and the number of service quality levels *L* for the GRNN prediction unit and profile updating unit. The analysis is based on the big-*O* function.

Table 3. Asymptotic analysis of number of arithmetic operators and the size of shift registers for the proposed FPGA architecture.

Unit Name	FP Adder	FP Mult.	FP Acc.	FP Divider	Exponent Operator	FP Comparator	Shift Register
GRNN Prediction Unit	O(n)	O(n)	O(1)	O(1)	O(1)	O(L)	0
Profile Updating Unit	0	0	0	0	0	0	O(nC)
Overall	O(n)	O(n)	O(1)	O(1)	O(1)	O(L)	O(nC)

It can be observed from Table 3 that the number of FP accumulators, exponent operators, FP dividers are independent of C, n and L. This is because only 2 FP accumulators, 1 exponent operator, and 1 FP divider are used for GRNN prediction, as revealed in Figure 4. Because all the FP operators are pipelined, we can see from Figure 6 the latency for GRNN prediction may still be low even for large profile size.

We see from Table 3 that the number of FP adders and FP multipliers grows with the number of links n because of the squared distance computation in SDC unit. We also conclude from Table 3 that the number of FP comparators increases linearly with L for the quantization operations in QUAN unit shown in Figure 5. Furthermore, it can be observed from Table 3 that the size of shift registers grows with C and n. This is because the shift registers are used for the implementation of positive response buffer and negative response buffer, as shown in Figure 8. It may not be necessary to specify large number of links n and/or high number of quality levels L. However, it is usually desired to have a high upper bound of profile size C so that robust GRNN prediction could be achieved.

Table 4 shows the utilization of FPGA resources of the proposed architecture for various upper bound *C* to profile sizes. The area costs considered in the table are Adaptive Logic Modules (ALMs), dedicated registers, embedded memory bits and DSP blocks. It can be observed from Table 4 that the number of DSP blocks is independent of *C*. This is because the DSP blocks are mainly used for the implementation of arithmetic operators. Both ALMs and dedicated registers are used for the implementation of buffers for the profile updating unit. Therefore, their utilizations grow with *C*. In fact, when *C* = 360, the proposed architecture consumes 36,462 ALMs and 84,008 dedicated registers, respectively. The target FPGA device Cyclone V 5CSEBA6 on Terasic DE-10 Nano FPGA board contains 41,910 ALMs, 167,640 registers, 5,662,720 block memory bits, and 112 DSP blocks. Therefore, when *C* = 360, the proposed circuit consumes 87.00% of ALMs, 50.11% of registers, 0.15% of block memory bits, and 18.75% of DSP blocks of the target FPGA device. That is, the proposed SoC with large profile size can still be accommodated in the light-weight FPGA devices for QoS management.

Profile Size Upper Bound	30	50	80	150	300	360	
Number of ALMs	9444	11,366	14,385	20,955	33,109	36,462	
Number of Registers	19,105	23,521	30,372	46,185	75,091	84,008	
Block Memory Bits	8768	8768	8768	8768	8768	8768	
Number of DSP Blocks	21	21	21	21	21	21	

Table 4. The utilization of FPGA resources of the proposed architecture for various upper bounds *C* of profile sizes.

In addition to the area costs, the computation speed is an important concern for SoC implementation. There are three speed measurements considered in this study. Recall from (44) that \bar{t} is the average latency per search candidate, given a profile \mathcal{P} . Furthermore, t_1 is the total latency for finding the optimal bandwidth allocation \mathbf{x}^* over search space \mathcal{B} . The first and the second speed measurements are \bar{t} and t_1 , respectively. For our experiments, the number of candidates J in (44) is found by the subspace search algorithm in [13]. The third speed measurement is the latency for updating profile \mathcal{P} given a new response record (\mathbf{x}^* , \mathbf{y}), denoted by t_2 . The latency for profile updating t_2 is not a part of the latency t_1 . The measurements of t_1 and t_2 are carried out independently.

Table 5 reveals the latency \bar{t} of the proposed SoC. To evaluate the proposed architecture, the latency of some existing GRNN hardware architectures is also included in Table 5. Even with higher profile size, we can see from Table 5 that the proposed architecture has comparable latency to the architecture in [13], which is also based on pipelined operations. Furthermore, as compared with the architecture in [21], the proposed architecture has lower latency. Although architectures in [20,22] have faster computation speeds, their profile sizes are small, and may not be suitable for accurate delivery quality prediction. The proposed architecture has efficient computation performance because it is based on pipelined operations. The parallel operations for different search candidates and response records are beneficial for enhancing the computation efficiency even with large profile size.

Hardware Architecture	FPGA Device	Clock Rate	Profile Size	Average Latency <i>ī</i>
Arch. in [13]	Cyclone V 5CSEBA6	50 MHz	54	1.22 μs
Arch. in [20]	Virtex X2V1000	50 MHz	10	1.00 µs
Arch. in [21]	Spartan 3 XC3S2000	10 MHz	55	5.60 µs
Arch. in [22]	Cyclone III EP3C120	NA	16	0.74 µs
Proposed	Cyclone V 5CSEBA6	50 MHz	80	1.63 µs

Table 5. The average latency \bar{t} for a single prediction by various GRNN hardware architectures.

Tables 6 and 7 show the latencies t_1 and t_2 of the proposed SoC for various profile sizes p, respectively. For comparison purpose, the t_1 and t_2 measured from software-based systems running on a personal computer (PC) with Intel I5 CPU operating at 2.90 GHz are also reported. It can be observed from Tables 6 and 7 that the latencies of the proposed SoC for bandwidth allocation and profile updating are significantly lower than their software counterparts. Although the latency t_1 increases with profile size p for both SoC and software-based implementations, only slow growth is observed for the SoC because of the pipelined operations for the GRNN computation. By contrast, surge in computation time occurs for the software-based system. As a result, the speedup of the proposed SoC over its software counterpart for t_1 computation increases with profile size p.

Because of the simplicity of Algorithm 2, we can observe from Table 7 that both the proposed SoC and its software counterpart have stable latency t_2 for profile updating as the profile size p increases. It can also be seen from Table 7 that the latency t_2 is only 0.12 ms for the proposed SoC. The speeup of the proposed SoC is still above 10 over its software counterpart.

Profile Size	30	50	80	100	200	300	360
Proposed SoC Personal Computer	22.09 (ms) 1169.68 (ms)	28.31 (ms) 1864.86 (ms)	34.20 (ms) 3418.17 (ms)	38.56 (ms) 3500.69 (ms)	52.88 (ms) 5700.90 (ms)	64.51 (ms) 7487.50 (ms)	67.89 (ms) 8030.31 (ms)
Speedup	52.95	65.87	99.95	90.79	107.81	116.07	118.28

Table 6. The total latency t_1 for finding the optimal bandwidth allocation \mathbf{x}^* for various profile sizes p over search space \mathcal{B} given a profile \mathcal{P} .

Table 7. The latency t_2 for updating profile \mathcal{P} with various profiles sizes p given a new response record (\mathbf{x}^*, \mathbf{y}).

Profile Size	30	50	80	100	200	300	360
Proposed SoC Personal Computer	0.11 (ms) 1.73 (ms)	0.12 (ms) 1.69 (ms)	0.12 (ms) 1.59 (ms)	0.12 (ms) 1.54 (ms)	0.12 (ms) 1.61 (ms)	0.12 (ms) 1.66 (ms)	0.12 (ms) 1.64 (ms)
Speedup	15.72	14.08	13.25	12.83	13.41	13.83	13.67

6.3. Bandwidth Allocation, DLR and RAB

The input source data rates can be tracked by the proposed algorithm for effective bandwidth allocation, as shown in Figure 12. The profile size constraint for the experiments is C = 80. We can see from Figure 12 that QoS management results for two services (termed Service 1 and Service 2) with QoS level T = 6 are evaluated. Each service can be divided into 100 transmissions, where each transmission is associated with different time slots. The proposed algorithm is adopted for the QoS management for each transmission. The source data packets in the experiments are produced by iPerf [25].



Figure 12. Bandwidth allocation results of the proposed algorithm with T = 6 and LSTM [16] for various services. Because LSTM may not be self-aware, parts of bandwidth allocation results where self-awareness are not attained are marked. (a) Proposed GRNN for Service 1; (b) Proposed GRNN for Service 2; (c) LSTM for Service 1; (d) LSTM for Service 2.

For comparison purposes, the tracking results of the input source data rates by long short term memory (LSTM) [16] are also included in Figure 12. The LSTM algorithm [14,16] is a neural network capable of exploring the temporal correlation of input source data for prediction. The offline training operations for the LSTM algorithm are carried out by NVIDIA Geforce GTX 1060 GPU. In contrast, no offline training operations are required by the proposed algorithm. In addition, the average DLR and RAB over 100 transmissions for each service for various algorithms are included in Table 8. The measurements of RAB and DLR for each transmission are by (2) and (3), respectively.

Table 8. The average DLR and RAB values of the proposed GRNN algorithm with T = 6 and T = 8, and its LSTM [16] counterparts for source data rate prediction for various services.

Algorithms	LSTN	A [16]	Propose	d (<i>T</i> = 6)	Proposed $(T = 8)$	
Aigonumis	ave RAB	ave DLR	ave RAB	ave DLR	ave RAB	ave DLR
Service 1 (Mbps) Service 2 (Mbps)	0.82 1.38	2.28 1.62	1.08 1.12	0.88 0.90	5.35 5.32	0.02 0.00

We can observe from Figure 12 that the proposed algorithm is effective for tracking the source data rates. To elaborate this fact, as shown in Figure 12, the proposed algorithm will allocate more bandwidths to a service when the deficiency of bandwidth to the service has been observed. In addition, it may reduce the bandwidth when the excessive bandwidth is assigned to to service. These results are consistent with the analytical results shown in (22), (25), (39), and (40). By contrast, the LSTM algorithm may not be self-aware. Examples revealing non-awareness for QoS management are exposed in the marked results in Figure 12, where bandwidth to a service is removed by LSTM even in case of deficiency.

Because the proposed algorithm is self-aware, it has low RAB and DLR for tracking source data rates, as revealed in Table 8. Furthermore, when the DLR is an important concern, the proposed algorithm is able to further lower the DLR by increasing the QoS level T. In addition to QoS level T = 6, Table 8 and Figure 13 show the results of the proposed algorithm with QoS level T = 8 for Service 1 and Service 2. We can observe from Table 8 and Figure 13 that the DLR values for each service are effectively reduced by allocating more bandwidth for that service. In fact, when T = 8, the DLR for Service 1 and Service 2 are 0.02 Mbps and 0.00 Mbps, respectively. These results confirm that higher QoS levels are beneficial for data delivery when low DLR values are desired.



Figure 13. Bandwidth allocation results of the proposed algorithm with T = 8 for various services. (a) Proposed GRNN for Service 1; (b) Proposed GRNN for Service 2.

To evaluate the impact of the performance of the proposed algorithm on the upper bound of profile size *C*, Table 9 shows the average RAB and DLR for different upper bound on profile sizes C = 30, C = 50 and C = 80, respectively. Both Service 1 and Service 2 are considered in the experiment. For each service, the performance of two QoS levels T = 6 and T = 8 are reported. We observe from Table 9 that the proposed QoS management algorithm based on larger upper bound *C* has lower average RAB and average DLR values. This is because larger number of past response records are available for more accurate quality prediction. Furthermore, given *C*, lower average DLR values can be attained by adopting QoS level with higher *T* at the expense of larger average RAB values. While attaining accurate tracking for input source data rates, the proposed algorithm is able to provide high flexibilities for QoS management by specifying different upper bound for profile sizes and QoS levels for data delivery.

Table 9. The average DLR and RAB values of the proposed GRNN algorithm with different profile size upper bounds *C* and different QoS levels *T*.

Drofile Size Linner Pourd		C = 30		C = 50		C = 80	
Tionie Size Op	per bound	ave RAB	ave DLR	ave RAB	ave DLR	ave RAB	ave DLR
Service 1	T = 6 $T = 8$	1.84	1.19	1.02	1.06	1.08	0.88
(Mbps)		5.73	0.09	5.63	0.02	5.35	0.02
Service 2	T = 6 $T = 8$	1.30	0.68	1.28	0.88	1.12	0.90
(Mbps)		5.58	0.01	5.61	0.01	5.32	0.00

7. Conclusions

A smart SoC has been successfully deployed for QoS management in a virtual LAN. An FPGA accelerator has been implemented for the GRNN-based service quality prediction so that the bandwidth allocated for a service can be optimized with low computation latency. Both analytical and numerical studies have been provided for demonstrating the self-awareness of the proposed algorithm for QoS management. Subject to the constraint on the profile size, the analytical study shows that the proposed profile updating algorithm is still able to maintain self-awareness. Numerical results reveal that the proposed FPGA accelerator utilizes only limited hardware resources, even for large profile size upper bounds. When applied for QoS management, the SoC based on the FPGA as an accelerator has low latency for finding the optimal bandwidth allocation and profile updating. The proposed SoC therefore is beneficial as a hardware VNF for effective QoS management over virtual LAN with low implementation costs.

Author Contributions: Conceptualization, Y.-C.T. and W.-J.H.; methodology, Y.-C.T. and T.-M.T.; software, Y.-W.L. and T.-M.T.; validation, Y.-C.T., Y.-W.L., C.-H.H. and C.-C.C.; formal analysis, Y.-W.L. and W.-J.H.; investigation, Y.-C.T. and Y.-W.L.; resources, W.-J.H.; writing—original draft preparation, Y.-C.T.; writing—review and editing, W.-J.H. and C.-H.H.; visualization, Y.-W.L.; supervision, Y.-C.T. and W.-J.H.; project administration, Y.-C.T.; funding acquisition, C.-H.H. and C.-C.C. All authors have read and agreed to the published version of the manuscript.

Funding: The original research work presented in this paper was made possible in part by the BSMI (Bureau of Standards, Metrology and Inspection), Taiwan, under Contract No. 1C041100722-44, and Ministry of Science and Technology, Taiwan, under Grant MOST 109-2221-E-003-011-MY2.

Institutional Review Board Statement: Not applicable.

Informed Consent Statement: Not applicable.

Data Availability Statement: The data are contained within the article.

Acknowledgments: The authors would like to thank the research group of BSMI (Bureau of Standards, Metrology and Inspection), Taiwan, for their technical support.

Conflicts of Interest: The funders had no role in the design of the study; in the collection, analyses, or interpretation of data; in the writing of the manuscript, or in the decision to publish the results.

Abbreviations

The following abbreviations are used in this manuscript:

ACC	ACCumulation
ALM	Adaptive Logic Module
ARIMA	Auto-Regressive Integrated Moving Average
DIV	Division
DLR	Data Loss Rate
ERAB	Extended Residual Allocation Bandwidth
EXP	Exponent
FP	Floating Point
FPGA	Field Programmable Gate Array
GRNN	General Regression Neural Network
HPS	Hard Processor System
LAN	Local Area Network
LSTM	Long Short Term Memory
MLP	Multilayer Perceptron
NIC	Network Interface Card
NFV	Network Function Virtualization
PC	Personal Computer
OVS	Open vSwitch
QUAN	Quantization
QoS	Quality of Service
RAB	Residual Allocation Bandwidth
RNN	Recurrent Neural Network
SDN	Software-defined Networking
SIPO	Serial-In Parallel-Out
SoC	System on Chip
SDC	Squared Distance Computation
UDP	User Datagram Protocol
VNF	Virtual Network Function

Appendix A. Frequently Used Symbols

 Table A1. A list of frequently used symbols in this study.

Δ	Step size for the search of optimal bandwidth allocation.
η_k	$\{\eta_1, \ldots, \eta_{L-1}\}$ is the set of threshold for determining ERAB intervals $\mathcal{I}_k, k = 0, \ldots, L-1$.
${\mathcal B}$	Set of all possible bandwidth allocations for the service.
B_j	Maximum allowed bandwidth at the link <i>j</i> for the service.
Ċ	Upper bound of profile size <i>p</i> .
\mathcal{I}_k	ERAB interval for service quality $\mathbf{y} = k$.
J	Number of search candidates for GRNN prediction.
L	Number of service quality levels.
п	Number of links in the core network.
\mathcal{O}	Set of bandwidth allocations x whose service quality prediction $\hat{\mathbf{y}}$ is larger or equal to <i>T</i> .
\mathcal{P}	Profile for GRNN prediction.
р	Number of records in the profile \mathcal{P} .
\mathcal{Q}	Set of records in $\mathcal P$ that can be replaced without losing QoS self-awareness.
R	Source data rate.
Т	Lower bound of the service quality.
\overline{t}	The average latency per search candidate x . $\bar{t} = \frac{t_1}{T}$.
t_1	The latency for finding the optimal bandwidth allocation \mathbf{x}^* given profile $\mathcal P.$
t_2	The latency for updating profile \mathcal{P} given new response record $(\mathbf{x}^*, \mathbf{y})$.
и	The number of valid response records in the positive response buffer.
υ	The number of valid response records in the negative response buffer.
x	A bandwidth allocation for the service.
 x	Total bandwidth of the bandwidth allocation x .
x *	Result of optimal bandwidth allocation.
\mathbf{x}_i	$(\mathbf{x}_i, \mathbf{y}_i)$ is the <i>i</i> -th record in profile \mathcal{P} , where \mathbf{x}_i is the bandwidth allocation of the record.
x_j	The bandwidth of the <i>j</i> -th link.

Table A1. Cont.

у	Measured service quality for a bandwidth allocation.	
-		

- y' Result of GRNN computation.
- \hat{y} Predicted service quality based on a bandwidth allocation x.
- \mathbf{y}_i ($\mathbf{x}_i, \mathbf{y}_i$) is the *i*-th record in profile \mathcal{P} , where \mathbf{y}_i is the measured service quality for \mathbf{x}_i .

References

- 1. Marchese, M. QoS over Heterogeneous Networks; Wiley: New York, NY, USA, 2007.
- 2. Barreiros, M.; Lundqvist, P. QoS-Enabled Networks: Tools and Fundations, 2nd ed.; Wiley: New York, NY, USA, 2016.
- 3. Goransson, P. Software Defined Networks: A Comprehensive Approach, 2nd ed.; Morgan Kaufmann: Cambridge, MA, USA, 2017.
- 4. Wood, T.; Ramakrishnan, K.K.; Hwang, J.; Liu, G.; Zhang, W. Toward a Software-Based Network: Integrating Software Defined Networking and Network Function Virtualization. *IEEE Netw.* **2015**, *29*, 36–41. [CrossRef]
- Bailey, W.H.; Cotts, B.R.T.; Dopart, P.J. Wireless 5G Radiofrequency Technology—An Overview of Small Cell Exposures, Standards and Science. *IEEE Access* 2020, *8*, 140792–140797. [CrossRef]
- Gholampooryazdi, B.; Hammainen, H.; Vijay, S.; Savisalo, A. Scenario planning for 5G light poles in smart cities. In Proceedings of the Conference on Internet of Things Business Models, Users, and Networks, Copenhagen, Denmark, 23–24 November 2017; pp. 1–7.
- Wang, Q.; Alcaraz-Calero, J.; Ricart-Sanchez, R.; Weiss, M.B.; Gavras, A.; Nikaein, N.; Vasilakos, X.; Giacomo, B.; Pietro, G.; Roddy, M.; et al. Enable Advanced QoS-Aware Network Sclicing in 5G Networks for Slice-Based Media Use Cases. *IEEE Trans. Broadcast.* 2019, 65, 444–453. [CrossRef]
- Rusti, B.; Stefanescu, H.; Iordache, M.; Ghenta, J.; Brezeanu, C.; Patachia, C. Deploying Smart City components for 5G network slicing. In Proceedings of the 2019 European Conference on Networks and Communications, Valencia, Spain, 18–21 June 2019; pp. 149–154.
- Hwang, W.J.; Tai, T.M.; Pan, B.T.; Lou, T.Y.; Jhang, Y.J. An Intelligent QoS Algorithm for Home Networks. *IEEE Commun. Lett.* 2019, 23, 588–591. [CrossRef]
- 10. Specht, D.F. A general regression neural network. IEEE Trans. Neural Netw. 1991, 2, 568–576. [CrossRef] [PubMed]
- 11. Woods, R.; McAllister, J.; Lightbody, G.; Yi, Y. FPGA-Based Implementation of Signal Processing Systems, 2nd ed.; Wiley: New York, NY, USA, 2017.
- 12. Ledin, J. Architecting High-Performance Embedded Systems: Design and Build High-Performance Real-Time Digital Systems Based on FPGAs and Custom Circuits; Packt Publishing: Birmingham, UK, 2021.
- 13. Shang, W.C.; Hwang, W.J.; Tai, T.M.; Jhang, Y.J. An FPGA Assisted Intelligent QoS Management System for Local Area Networks. *IEEE Syst. J.* 2021, accepted. [CrossRef]
- 14. Goodfellow, I.; Bengio, Y.; Courville, A. Deep Learning; MIT Press: Cambridge, MA, USA, 2016.
- 15. White, G.; Palade, A.; Clarke, S. Forecasting QoS attributes using LSTM networks. In Proceedings of the IEEE International Joint Conference on Neural Networks, Rio de Janeiro, Brazil, 8–13 July 2018.
- 16. Jirsik, T.; Trcka, S.; Celeda, P. Quality of Service Forecasting with LSTM Neural Network. In Proceedings of the IFIP/IEEE International Symposium on Integrated Network Management, Arlington, VA, USA, 8–12 April 2019; pp. 251–260.
- 17. Ye, Z.; Mistry, S.; Bouguettaya, A.; Dong, H. Long Term QoS-Aware Cloud Service Composition Using Multivariate Time Series Analysis. *IEEE Trans. Serv. Comput.* 2016, *9*, 382–393. [CrossRef]
- 18. Shantharama, S.; Thyagaturu, A.S.; Reisslein, M. Hardware accelerated platforms and infrastructures for network functions: A survey of enabling technologies and research studies. *IEEE Access* **2020**, *8*, 132021–132085. [CrossRef]
- 19. Niemiec, G.S.; Batista, L.M.S.; Schaeffer-Filho, A.E.; Nazar, G.L. A Survey on FPGA Support for the Feasible Execution of Virtualized Network Functions. *IEEE Commun. Surv. Tutor.* **2020**, *22*, 504–525. [CrossRef]
- Lazaro, J.; Arias, J.; Martin, J.L.; Alegria, I.; Andreu, J.; Jimenez, J. An Implementation of a General Regression Neural Network on FPGA with Direct Matlab Link. In Proceedings of the IEEE International Conference on Industrial Technology, Hammamet, Tunisia, 8–10 December 2004; pp. 1150–1155.
- 21. Polat, O.; Yildirim, T. FPGA Implementation of a General Regression Neural Network: An Embedded Pattern Classification System. *Digit. Signal Process.* **2010**, *20*, 881–886. [CrossRef]
- Krutikov, A.K.; Meltsov, V.Y.; Lapitsky, A.A.; Rostovtsev, V.S. FPGA Implementation of a Prediction Module Based on a Generalized Regression Neural Network. In Proceedings of the IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering, Moscow, Russia, 27–30 January 2020; pp. 147–150.
- 23. Patterson, D.A.; Hennessy, J.L. *Computer Organization and Design: The Hardware/Software Interface*, 5th ed.; Morgan Kaufmann: Waltham, MA, USA, 2014.
- 24. OVS: Open vSwitch. Available online: http://openvswitch.org/ (accessed on 25 January 2022).
- 25. iPerf: The Ultimate Speed Test Tool for TCP, UDP and SCTP. Available online: https://iperf.fr/ (accessed on 25 January 2022).