


This file explains the fabrication process of OG-JFET sensor. The fabrication process is shown in the Figure S1 and the microfabrication processes are explained.



**Figure S1.** The fabrication processes of OG-JFET. The fabrication is performed by CMC Microsystem

The OG-JFET standard fabrication process according to Figure S1:

- (1) Substrate wafer (Silicon <100>, 100 mm diameter,  $-420 \pm 25 \mu\text{m}$  thick, resistivity 0.006 to 0.02 Ohm-cm)
- (2) Alignment marker definition (first mask)
- (3) PECVD SiO<sub>2</sub> deposition
- (4) SiO<sub>2</sub> etching to Si layer. (second mask)
- (5) Front and back-side ion implantation
- (6) implantation annealing
- (7) front and back side metallization and annealing
- (8) PECVD Si<sub>3</sub>N<sub>4</sub> deposition (passivation layer)
- (9) Pad and channel opening.