

Article A Fully Integrated Low-Dropout Regulator with Improved Load Regulation and Transient Responses

Chenkai Hu^{1,2}, Zhizhi Chen^{1,2}, Shenglan Ni^{1,2}, Qian Wang¹, Xi Li¹, Houpeng Chen^{1,*} and Zhitang Song¹

- ¹ The State Key Laboratory of Functional Materials for Informatics, Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences, Shanghai 200050, China
- ² University of Chinese Academy of Sciences, Beijing 100049, China

* Correspondence: chp6468@mail.sim.ac.cn

Abstract: A fully integrated low-dropout (LDO) regulator with improved load regulation and transient responses in 40 nm technology is presented in this paper. Combining adjustable threshold push–pull stage (ATPS) and master–slave power transistors topology, the proposed LDO maintains a three-stage structure within the full load range. The proposed structure ensures the steady-state performance of LDO and achieves 0.017 mV/mA load regulation. The ATPS consumes little quiescent current at light load current condition, and the turn-on threshold of the ATPS can be adjusted by a current source. Once the value of current source is set, the turn-on threshold is also determined. A benefit of the proposed structure is that the LDO can be stable from 0 to 100 mA load current with a maximum 100 pF parasitic load capacitance and a 0.7 pF compensation capacitor. It also shows good figure of merit (FOM) without an extra transient enhanced circuit. For the maximum 100 mA load transient with 100 ns edge time, the undershoot and overshoot are less than 33 mV. The dropout voltage of the regulator is 200 mV with input voltage of 1.1 V. The total current consumption of the LDO was 24.6 μ A at no load.

Keywords: fully integrated; load regulation; low-dropout regulator; fast-transient; system-on-chip (SoC); adjustable threshold push–pull stage; master–slave power transistors; low voltage

1. Introduction

The low-dropout linear regulator is a power converter that is widely used in power management, as it can provide low-ripple, low-noise and precision-regulated supply voltages for high-performance and noise-sensitive analog/mixed-signal blocks. The conventional PMOS LDO regulator, normally, needs a bulky off-chip capacitor in the range of several μ F to achieve fast transient response and maintain stable [1,2]. For SoC application, removal of the off-chip capacitor can reduce the area of the printed circuit board (PCB) and the number of I/O pads on the chip, which is significantly beneficial in terms of integration. Therefore, in recent years, fully integrated LDO (or OCL-LDO) regulators have been widely studied and reported [3–16]. The output load capacitor C_L mainly comes from parasitics of the power line, which is generally modeled from a few decades to 100 pF, and several orders lower than the off-chip capacitor. As a result, the major performance requirements of the fully integrated LDO will inevitably degrade aspects such as transient response and power-supply rejection (PSR). Therefore, the performance of a fully integrated LDO depends more on unity-gain bandwidth (UGB) and slew rate [15].

A series of technologies for improving the performance of fully integrated LDO are proposed. The push–pull stage is widely used to drive the power transistor in LDO regulators because the push–pull structure has greater driving ability [9,10]. LDO regulators making use of advanced compensation technology, which achieve more than 100 MHz UGB, have been proposed in [5,15]. However, it is worth noting that their load capacitor is limited below 5 pF, and their minimum load current is more than 120 µA. This is because if the load



Citation: Hu, C.; Chen, Z.; Ni, S.; Wang, Q.; Li, X.; Chen, H.; Song, Z. A Fully Integrated Low-Dropout Regulator with Improved Load Regulation and Transient Responses. *Micromachines* 2022, 13, 1668. https://doi.org/10.3390/ mi13101668

Academic Editor: Piero Malcovati

Received: 1 September 2022 Accepted: 1 October 2022 Published: 4 October 2022

Publisher's Note: MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



Copyright: © 2022 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https:// creativecommons.org/licenses/by/ 4.0/). current is too low, the nondominant complex poles with a large Q factor cause a magnitude peaking near the unity gain frequency [16]. Thus, they are unattractive in low-power or large capacitive load applications. The flipped voltage follower (FVF) [12–14]-based LDO regulator is one of the most popular architectures due to its simplicity and its potential for fast transient response. In [14], an ultra-fast low-gain loop realized excellent transient response, and an additional loop is introduced to improve the DC accuracy. Nevertheless, its max load current is only 10 mA, and it consumes a large chip area to fabricate a 140 pF on-chip capacitor. Master-slave power transistors topology is popular in recent years, and it is used for ultra-low power design in [6,7], in which the LDOs transform between two-stage and three-stage cascaded topology at different load conditions. They can achieve ultra-low power consumption and good transient response. However, in order to maintain stable operation, the two-stage topology under light load comes at the cost of low accuracy. Especially in advanced processes, such as the 40 nm process, the small loop gain of LDO will lead to large dc error. In this paper, a LDO that combines master-slave power transistor topology and an adjustable threshold push-pull stage (ATPS) with improved transient response and load regulation is proposed.

2. Proposed LDO Regulator

2.1. Conventional Three-Stage LDO Regulators

Conventional three-stage LDO regulators with single miller compensation can be modeled as Figure 1a. The dominant pole is located at the output of the first stage. Compared with the two-stage LDO regulator in [10], an additional stage G_{m2} is added. Ignoring the presence of parasitic C_G , the LDO can be simplified as a second-order system with two poles. The second and the power stages together can be considered as a large G_m stage with an effective G_m of $G_{m2}R_2G_{mP}$, which is much higher than G_{mP} alone, and the nondominant pole would be at $G_{m2}R_2G_{mP}/C_L$. However, this is an ideal assumption, because the decrease in the quiescent current leads to an increase in the impedance at each node and reduction in transconductance in each gain stage. The nondominant pole moves toward low frequency under both zero-load current, low quiescent current and large-load capacitor condition. Especially in less advanced processes, large C_G makes the system third-order and the nondominant poles become complex [15] with large Q ($= R_2\sqrt{G_{m2}G_{mP}C_{gsP}/C_L}$). Complex poles locate at low frequency with large Q may lead to system instability [16].



Figure 1. Conventional structure of LDO: (**a**) Three-stage LDO with Miller compensation; (**b**) buffer impedance attenuation based LDO regulator.

As shown in Figure 1b, for a buffer impedance attenuation-based LDO regulator [1], the impedance (R_G) at the gate of the power transistor is attenuated by a buffer, such that the pole at the gate of the power transistor is pushed to high frequency. However, this kind of LDO regulator requires an additional V_{SG} to ensure the operation. So, the LDO

regulator struggles to fulfill the headroom budget in low-supply-voltage application [9]. Simultaneously, the gain of the buffer is approximately equal to one, so the buffer-based LDO regulator, in fact, is a two-stage LDO, and the loop gain is sacrificed.

2.2. Proposed ATPS

A gm-boosting push–pull stage is shown in Figure 2a. M_{11} and M_{12} have the same aspect ratio. M_{12} , M_{13} and M_8 , M_9 are two pairs of k-times current mirrors, and the effective transconductance is increased by 2k times. A push–pull output stage composed of M_{13} and M_9 can charge and discharge the gate parasitic capacitance more effectively, since the bias current is increased by k times. To have a larger g_m and driving ability, a larger proportionality factor k can be adopted, but at the expense of a quiescent current as the design trade off.

So, an adjustable threshold push–pull stage is proposed in this paper, as shown in Figure 2b. Compared with Figure 2a, ATPS has one more current source, I_0 . Due to the existence of current source I_0 , when the potential of V_{in} is relatively high, the current of M_{14} and M_{19} is small. The drain of M_{14} is pulled to the ground; thus, M_{17} has no current, and the drain of M_{21} is pulled to power V_{DD} . At this time, the ATPS is turned off and only M_{18} and I_0 consume very little quiescent current. The turn-on threshold can be adjusted by the value of I_0 . Once the fixed bias I_0 is set, the turn-on threshold is also determined. When the ATPS turned on, it works like the g_m boosting push–pull stage. With a large k, g_m and driving ability significantly improved, without significantly increasing the quiescent current under light load.



Figure 2. (a) Gm-boosting push-pull stage (b) proposed ATPS.

2.3. Circuit Implementation

A simplified structure block diagram is shown in Figure 3. The corresponding schematic of the regulator is depicted in Figure 4. The gm boosting push–pull stage and ATPS correspond to M_7 – M_{13} and M_{14} – M_{21} , respectively. The feedback factor, $\beta = R_1/(R_1 + R_2)$, is 5/9 in this design and the reference voltage V_{ref} is 500 mV. M_2 – M_6 form the differential input stage. The aspect ratio of M_{p2} is 60 times that of M_{p1} . In this design, the turn-on threshold of ATPS is designed to be $I_{LOAD} = 500 \ \mu$ A by setting the current of M_{15} to 2.5 μ A.

When load current is less than about 500 μ A, the ATPS and M_{p2} , dotted line in the Figure 3, is off. When load current is more than about 500 μ A, the ATPS turns on and two power transistors work together to provide load current. Compared with [1,6,7], the structure proposed in this letter maintains a three-stage structure within the full load range rather than two-stage or three-stage cascaded topology at different load conditions. The proposed structure ensures the steady-state performance of LDO, such as load regulation. Compared with conventional LDO at light load condition, since the master power transistor is turned off, the gate parasitic capacitance of the power transistor with large aspect ratio

can be considered "reduced". So, the Q is reduced at light load condition. The parasitic capacitance is related to the nondominant poles, which also means the nondominant pole in this structure is moved to a higher frequency, benefiting from frequency compensation. When the load current increases, the potential at the output of the error amplifier decreases and the ATPS turns on. Then, the current in M_{17} and M_{21} naturally increases. Therefore, they can drive the power transistor more effectively.



Figure 3. Simplified block diagram of the proposed topology.





The detailed overall operating waveform of the proposed LDO is shown in Figure 5. EA_out, PPS_out and ATPS_out are the output voltage of error amp, push-pull stage and ATPS, respectively, in Figure 3; I_{MP1} and I_{MP2} are the current of M_{P1} and M_{P2} , respectively, in Figure 3; I_{M21} is the current of M_{21} in Figure 4. When the LDO is under light load condition, the ATPS is off. So ATPS_out, I_{MP2} and I_{M21} remain unchanged, and only M_{P1} provides current for the load. When load current is more than 500 µA, ATPS is on and M_{P1} and M_{P2} provides current for the load together. Meanwhile, I_{M21} increases as the load current increases, which improves transient response under heavy load.



Figure 5. Detailed overall operating waveform of the proposed LDO.

2.4. Stability Analysis

The stability of the LDO regulator is realized by single miller compensation. Due to the structural transformation, the stability of the proposed fully integrated LDO regulator will be discussed on the basis of ATPS on and off structure, as shown in Figure 6. The transfer function is derived using the following assumptions: (a) the gains in the first stage, push-pull stage and ATPS are much larger than one, (b) g_{mi} is defined as the transconductance of the respective device, C_i and R_i denote the respective lumped output parasitic capacitance and output resistance of each node, (c) the capacitances $C_L \gg C_m$, $C_4 \gg C_1$, C_2 , (d) $g_{mp2} \gg g_{mp1}$.

Case I ($I_{LOAD} < 500 \ \mu$ A): When $I_{LOAD} < 500 \ \mu$ A the ATPS is off, the gate's potential of the M_{p2} is pulled to power V_{DD} . Thus, ATPS and M_{p2} can be ignored in the analysis of Case I. Figure 6a shows the small-signal model, which is similar to Figure 1a, except for the parasitic capacitor at the gate of the power transistor. The effective output resistance for Case I is $R_{o-1} = r_{oMp1} / / R_{FB} / / R_{LOAD}$, where r_{oMp1} , R_{FB} and R_{LOAD} are the output resistance, respectively. The derived transfer function is shown as Equation (1).

$$A_{V(I_{LOAD}<500\,\mu\text{A})} = \frac{-\beta g_{m3}G_1g_{mP1}R_{o-1}R_2R_1\left(1 - \frac{C_m}{G_1R_2g_{mP1}}S - \frac{C_mC_2}{G_1g_{mP1}}S^2\right)}{\left(1 + R_1C_mG_1R_2g_{mP1}R_{O-1}S\right)\left(1 + \frac{C_L}{G_1R_2g_{mP1}}S + \frac{C_LC_2}{G_1g_{mP1}}S^2\right)}$$
(1)

where $G_1 = K_1 g_{m11} + g_{m7}$. Because $C_2 \ll C_L$, the three poles are separated real poles. The low-frequency gain A_{V0} and dominant pole p_{-3dB} are given as

$$A_{V0} = -g_{m3}G_1g_{mP1}R_{o_-1}R_2R_1 \tag{2}$$

$$p_{-3dB} = -\frac{1}{R_1 C_m G_1 R_2 g_{mP1} R_{o-1}}$$
(3)

The gain-bandwidth product is given by $GBW = g_{m3}/C_m$. The nondominant poles can be given as $p_2 = -G_1R_2g_{mP1}/C_L$, $p_3 = -1/(R_2C_2)$. Since the zeros are located at a higher frequency, they are neglected. The worst PM occurs when the load current is zero and the load capacitance is 100 pF, because p_2 is inversely proportional to C_L and proportional to g_{mp1} . Additionally, g_{mp1} is proportional to the square root of the load current. Thus, the PM is enhanced when the load current increases. The p_3 is located at higher frequency and has little impact on PM. The PM can be derived as



Figure 6. Small-signal model of the proposed LDO regulator: (a) ATPS off (b) ATPS on.

From Equations (3) and (4), we see that as C_2 decreases and p_3 is pushed to higher frequency, the minimum C_m required is reduced.

Case II ($I_{LOAD} \ge 500 \ \mu$ A): When $I_{LOAD} \ge 500 \ \mu$ A the ATPS is on, both ATPS and M_{p2} should be considered in the stability analysis. Figure 6b shows the small-signal model. $R_{o_2} = r_{oMp1} / / r_{oMp2} / / R_{FB} / / R_{LOAD}$ is the effective output resistance for Case II, where r_{oMp2} is the resistance of the master power transistor. The transconductance g_{mp2} is much larger than g_{mp1} . The derived transfer function is shown as Equation (5), $G_2 = K_2 g_{m19} + K_3 g_{m14}$.

$$A_{V(I_{LOAD}>500\mu\text{A})} = \frac{-\beta g_{m3}R_1GR_{o-2} \left[1 + \left(\frac{G_1R_2g_{mP1}C_4R_4}{G}\right)S - \left(\frac{C_mC_4R_4}{G}\right)S^2 - \left(\frac{C_mC_2R_2C_4R_4}{G}\right)S^3\right]}{\left(1 + R_1C_mGR_{o-2}S\right) \left(1 + \frac{G_1R_2g_{mP1}C_4}{G_2g_{mP2}}S + \frac{R_2C_4C_2}{G_2g_{mP2}R_{o-2}}S^2\right) \left(1 + R_{o-2}C_LS\right)}$$
(5)

Because $C_2 \ll C_L$, the three poles are separated real poles. The low-frequency gain A_{V0} and dominant pole p_{-3dB} are given as

$$A_{V0} = -g_{m3}R_1GR_{o-2} \tag{6}$$

$$\nu_{-3dB} = -\frac{1}{R_1 C_m G R_{o-2}} \tag{7}$$

The nondominant complex poles can be approximately derived as

$$|p_{2,3}| = \sqrt{\frac{G_2 g_{mP2} R_{O_2}}{R_2 C_4 C_2}} \tag{8}$$

From Equation (8), $|p_{2,3}|$ relies on $\sqrt{g_{mP2}R_{o_2}}$ and locates at high frequency. A higher frequency pole locates at $p_4 = -\frac{1}{R_{o_2}2C_L}$. Since zeros are located at a higher frequency, they are neglected. Similar to [6,9,16], the worst PM occurs when I_LOAD is minimum and C_L is maximum, so the LDO can be stable as long as C_L is less than 100 pF.

3. Simulation Results and Discussion

3.1. Open-Loop Frequency Response

The simulated open-loop frequency responses of the proposed LDO regulator at different Load conditions are shown in Figure 7. The regulator achieves a minimum phase margin of 60° with a 100 pF load capacitor. As previously analyzed, PM increases with the increase in the load current. To verify the stability when the load capacitance is zero, open-loop frequency responses are simulated and shown in Figure 7b. A better PM is achieved, because nondominant poles are shifted to higher frequencies. The result of the 400-run Monte Carlo analysis for mismatch and process variations is shown in Figure 8. The μ and σ of phase margin are 63.3° and 4.6°, respectively.



Figure 7. Simulated open-loop frequency response at different I_{LOAD} : (a) $C_L = 100$ pF; (b) $C_L = 0$ pF.



Figure 8. Monte Carlo simulation (400 runs) for mismatch and process variations: (**a**) Simulated open-loop frequency response. $I_L = 0$ mA, $C_L = 100$ pF; (**b**) Phase margin.

Figure 9 illustrates the load transient response with a full load current step from 0 A to 100 mA at the edge time of 100 ns of proposed LDO and conventional LDO. The conventional LDO is a three-stage LDO with a g_m -boosting push–pull stage as the second stage. The quiescent current of proposed LDO and conventional LDO are the same at no load. The undershoot and overshoot of the proposed LDO are 32 mV and 33 mV, respectively, and are better than conventional LDO. The reference voltage, V_{ref} , is 0.5 V, so the minimum output voltage is 0.5 V when feedback is unit gain negative feedback. Figure 10 shows the load transient response with 0–100 mA load current step at the edge time of 100 ns of the proposed LDO when $V_{DD} = 1.1$ V, $V_{OUT} = 0.5$ V, $C_L = 100$ pF. The undershoot and overshoot are 31 mV and 24 mV, respectively.



Figure 9. Simulated load transient response with 0–100 mA load current step. $V_{DD} = 1.1$ V, $V_{OUT} = 0.9$ V, $C_L = 100$ pF.



Figure 10. Simulated load transient response with 0–100 mA load current step. $V_{DD} = 1.1$ V, $V_{OUT} = 0.5$ V, $C_L = 100$ pF.

Figure 11a shows the load regulation of the proposed work, which is 0.017 mV/mA. The line transient response is simulated at no-load current, with the supply voltage switching between 1.05 and 1.15 V at an edge time of 10 µs. Figure 11b depicts the voltage spike as 1.3 mV in the line transient simulation.



Figure 11. (a) Simulated load regulation of the proposed fully integrated LDO with $V_I N = 1.1$ V and $V_{OUT} = 0.9$ V; (b) line transient response with V_{DD} step between 1.05 and 1.15 V.

3.3. ATPS

The quiescent current of ATPS is the current of M_{14} , M_{18} and M_{21} . As shown in Figure 12a, in the off state, the quiescent current of ATPS is 3.8 µA. With the increase in the load current, the quiescent current of ATPS will increase to 37 µA. As previously analyzed, the dynamic bias strategy of ATPS not only improves the efficiency under light load, but also improves the transient response under heavy load.

As shown in Figure 12b, with the increase in the load current, V_G remains unchanged and then decreases. With the increase in load current, I_{Mp2} remains unchanged and then decreases. V_G is the gate voltage of M_{p2} and also the output of ATPS; I_{Mp2} is the current of M_{p2} . The simulation results verify the previous analysis: the gate of the power transistor M_{p2} is pulled to V_{DD} by ATPS, and the M_{p2} turns off under light load.



Figure 12. (a) Simulated quiescent current of ATPS versus I_L ; (b) gate potential (V_G) of M_{p2} and current of $M_{p2}(I_{Mp2})$ versus I_L .

3.4. Power-Supply Rejection

The PSR of a LDO can be given as [17]

$$PSR = \frac{v_{out}(s)}{v_{in}(s)} = \frac{v_{out}(s)}{v_{in}(s)} = \frac{\frac{\kappa_L}{R_L + r_{ds}}}{(1 + \frac{s}{\omega_L})(1 + LG(s))}$$
(9)

where ω_o is the pole at the output of the LDO, LG(s) is the loop gain and R_L and r_{ds} denote the load resistance and the output impedance of M_P , respectively. If the dominant pole is inside the loop and the output is the nondominant pole, loop gain rolls off at the -20 dB/decade slope, causing the PSR to degrade at the same rate from $\omega_{dominant}$. This degradation continues until the loop-gain unity-gain frequency, ω_{ugb} , after which PSR remains flat because the ripple is only reduced by the resistive divider formed between R_L and r_{ds} [17].

Simulated PSR performance of the proposed LDO at 100 mA load current, 0-pF C_L and 200 mV dropout is shown in Figure 13. The PSR of the proposed LDO is -46 dB at 1 KHz and -2.5 dB at 1.1 MHz. The PSR degrades at -20 dB/decade from $\omega_{dominant}$ (about 5 kHz) and remains flat after ω_{ugb} (about 1.1 MHz), which corresponds to the analysis in [17] and the simulated open-loop frequency response in Figure 7b. In Figure 7b, the dominant pole and the unity-gain bandwith is located at about 5 kHz and 1.1 MHz, respectively.



Figure 13. Simulated PSR performance of the proposed LDO at 100-mA load current, 0-pF C_L and 200-mV dropout.

3.5. Performance Comparison

For different processes, the minimum channel length (L) will affect the parasitic capacitance of the power transistor. If a process has a shorter minimum L, the FOM could be smaller owing to the smaller parasitic capacitance of the transistor. For fair comparison, the figure-of-merit (FOM) equation, as given below, which was originally proposed in [11], considering minimum L is adopted to compare the transient response.

$$FOM = T_{edge} \cdot \Delta V_{OUT} \cdot (I_Q + I_{LOAD(min)}) / (\Delta I_{LOAD} \cdot L^2)$$
(10)

The performance comparison of the proposed LDO with several state-of-the-art fully integrated LDOs is shown in Table 1. The proposed LDO has achieved quite comparable load regulation and FOM.

Parameters	This Work	[3]	[9]	[8]	[4]
Year	2022	2020	2022	2014	2017
Technology(nm)	40	65	65	350	40
$I_{LOAD(max)}$ (mA)	100	100	50	100	200
$I_{LOAD(min)}$ (mA)	0	0	0	0.01	0
$V_{IN}(\dot{V})$	1.1	0.95 - 1.2	0.75 - 1.2	2.7-3.3	1.1
$V_{OUT}(V)$	0.9	0.8	0.5	2.5	1
$C_{on-chip}(pF)$	0.7	6	2	14	4
$C_L(\mathbf{pF})$	0-100	0-100	0-100	0-100	0-100
PSR(dB@kHz)	-46@1	-33@10	-46@1	-41@10	-66@100
<i>I</i> _O (μA)	24.6-65	14	16.2	66	275
$\Delta V_{OUT}^{\sim}(mV)$	33	230	103	255	124
Edge Time(ns)	100	220	100	400	100
Load Regulation(mV/mA)	0.017	0.09	0.48	0.06	0.019
FOM(ns· V/ μ m ²) *	0.507	1.67	0.79	0.632	10.65

Table 1. Performance comparison of the proposed LDO with several state-of-the-art fully integratedLDO regulators.

[*] FOM = $T_{edge} \cdot \Delta V_{OUT} \cdot (I_Q + I_{LOAD(min)}) / (\Delta I_{LOAD} \cdot L^2)$ proposed in [11].

4. Conclusions

A transient-enhanced, fully integrated LDO regulator is presented in this paper. Through the combination of ATPS and master–slave power transistor topology, the LDO regulator can achieve good transient response, without significantly increasing quiescent current at light load. In the full load range, the LDO always maintains a three-stage structure, which ensures the loop gain and accuracy and achieves good load regulation. The proposed fully integrated LDO regulator achieves stability from 0 to 100 mA without the minimum load current limit. The miller compensation capacitor for stability can be reduced, as well.

Author Contributions: Conceptualization, C.H. and H.C.; methodology, C.H.; software, Q.W. and X.L.; validation, C.H., S.N. and Z.C.; formal analysis, C.H.; investigation, C.H.; resources, C.H.; data curation, C.H., S.N. and Z.C.; writing—original draft preparation, C.H.; writing—review and editing, C.H. and H.C.; visualization, Q.W. and X.L.; supervision, Z.S. and H.C.; project administration, Z.S. and H.C.; funding acquisition, Z.S. All authors have read and agreed to the published version of the manuscript.

Funding: This work was funded by National Natural Science Foundation of China (92164302), Science and Technology Council of Shanghai (19JC1416801).

Institutional Review Board Statement: Not applicable.

Informed Consent Statement: Not applicable.

Data Availability Statement: Not applicable.

Conflicts of Interest: The authors declare no conflict of interest.

References

- Al-Shyoukh, M.; Lee, H.; Perez, R. A Transient-Enhanced Low-Quiescent Current Low-Dropout Regulator with Buffer Impedance Attenuation. *IEEE J. Solid-State Circuits* 2007, 42, 1732–1742. doi: 10.1109/JSSC.2007.900281. [CrossRef]
- Dong, L.; Zhang, Q.; Zhao, X.; Li, S.; Yu, L. Multiple Adaptive Current Feedback Technique for Small-Gain Stages in Adaptively Biased Low-Dropout Regulator. *IEEE Trans. Power Electron.* 2022, 37, 4039–4049. [CrossRef]
- Li, G.; Qian, H.; Guo, J.; Mo, B.; Lu, Y.; Chen, D. Dual Active-Feedback Frequency Compensation for Output-Capacitorless LDO with Transient and Stability Enhancement in 65-nm CMOS. *IEEE Trans. Power Electron.* 2020, 35, 415–429. [CrossRef]
- Lim, Y.; Lee, J.; Lee, Y.; Song, S.S.; Kim, H.T.; Lee, O.; Choi, J. An External Capacitor-Less Ultralow-Dropout Regulator Using a Loop-Gain Stabilizing Technique for High Power-Supply Rejection over a Wide Range of Load Current. *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.* 2017, 25, 3006–3018. [CrossRef]
- Zhou, Y.; Zheng, Y.; Leung, K.N. An Output-Capacitorless Low-Dropout Regulator with High Slew Rate and Unity-Gain Bandwidth. In Proceedings of the 2020 IEEE International Symposium on Circuits and Systems (ISCAS), Seville, Spain, 12–14 October 2020; pp. 1–5. [CrossRef]

- Chong, S.; Chan, P.K. A 0.9 uA Quiescent Current Output-Capacitorless LDO Regulator with Adaptive Power Transistors in 65-nm CMOS. *IEEE Trans. Circuits Syst. Regul. Pap.* 2013, 60, 1072–1081. [CrossRef]
- Jiang, Y.; Wang, D.; Chan, P.K. A Quiescent 407-nA Output-Capacitorless Low-Dropout Regulator with 0–100-mA Load Current Range. *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.* 2019, 27, 1093–1104. [CrossRef]
- Ming, X.; Kuang, J.J.; Gong, X.c.; Lin, Z.; Xiong, J.; Qin, Y.; Wang, Z.; Zhang, B. A Fast-Transient Capacitorless LDO with Dual Paths Active-Frequency Compensation Scheme. *IEEE Trans. Power Electron.* 2022, 37, 10332–10347. [CrossRef]
- 9. Chong, S.S.; Chan, P.K. A Sub-1 V Transient-Enhanced Output-Capacitorless LDO Regulator With Push–Pull Composite Power Transistor. *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.* 2014, 22, 2297–2306. [CrossRef]
- 10. Qu, X.; Zhou, Z.K.; Zhang, B.; Li, Z.J. An Ultralow-Power Fast-Transient Capacitor-Free Low-Dropout Regulator with Assistant Push–Pull Output Stage. *IEEE Trans. Circuits Syst. II Express Briefs* **2013**, *60*, 96–100. [CrossRef]
- Hong, S.W.; Cho, G.H. High-Gain Wide-Bandwidth Capacitor-Less Low-Dropout Regulator (LDO) for Mobile Applications Utilizing Frequency Response of Multiple Feedback Loops. *IEEE Trans. Circuits Syst. Regul. Pap.* 2016, 63, 46–57. [CrossRef]
- 12. Lu, Y.; Li, C.; Yan, Z.; Huang, M.; Seng-Pan, U.; Rui, P.M. A 312 ps response-time LDO with enhanced super source follower in 28 nm CMOS. *Electron. Lett.* **2016**, *52*, 1368–1370. [CrossRef]
- Cai, G.; Lu, Y.; Zhan, C.; Martins, R.P. A Fully Integrated FVF LDO with Enhanced Full-Spectrum Power Supply Rejection. *IEEE Trans. Power Electron.* 2021, 36, 4326–4337. [CrossRef]
- Lu, Y.; Ki, W.H.; Yue, C.P. 17.11 A 0.65ns-response-time 3.01ps FOM fully-integrated low-dropout regulator with full-spectrum power-supply-rejection for wideband communication systems. In Proceedings of the 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), San Francisco, CA, USA, 9–13 February 2014; pp. 306–307. [CrossRef]
- 15. Bu, S.; Guo, J.; Leung, K.N. A 200-ps-Response-Time Output-Capacitorless Low-Dropout Regulator with Unity-Gain Bandwidth >100 MHz in 130-nm CMOS. *IEEE Trans. Power Electron.* **2018**, *33*, 3232–3246. [CrossRef]
- 16. Lau, S.K.; Mok, P.K.T.; Leung, K.N. A Low-Dropout Regulator for SoC with *Q*-Reduction. *IEEE J. Solid-State Circuits* 2007, 42, 658–664. [CrossRef]
- Yang, B.; Drost, B.; Rao, S.; Hanumolu, P.K. A high-PSR LDO using a feedforward supply-noise cancellation technique. In Proceedings of the 2011 IEEE Custom Integrated Circuits Conference (CICC), San Jose, CA, USA, 19–21 September 2011; pp. 1–4. [CrossRef]