

Review

Topology Review of Three-Phase Two-Level Transformerless Photovoltaic Inverters for Common-Mode Voltage Reduction

Truong-Duy Duong ¹, Minh-Khai Nguyen ², Tan-Tai Tran ³, Dai-Van Vo ¹, Young-Cheol Lim ^{1,*}
and Joon-Ho Choi ^{1,*}

¹ Department of Electrical Engineering, Chonnam National University, Gwangju 61186, Korea; duyduong11141375@gmail.com (T.-D.D.); vodaivan00@gmail.com (D.-V.V.)

² Faculty of Electrical and Electronics Engineering, Ho Chi Minh City University of Technology and Education, Ho Chi Minh City 700000, Vietnam; khainm@hcmute.edu.vn

³ Faculty of Electrical Engineering Technology, Industrial University of Ho Chi Minh City, Ho Chi Minh City 700000, Vietnam; trantantaikdd@gmail.com

* Correspondence: yclim@chonnam.ac.kr (Y.-C.L.); joono@chonnam.ac.kr (J.-H.C.);
Tel.: +82-(062)-530-1742 (J.-H.C.)

Abstract: In grid-connected photovoltaic (PV) systems, a transformer is needed to achieve the galvanic isolation and voltage ratio transformations. Nevertheless, these traditional configurations of transformers increase the weight, size, and cost of the inverter while decreasing the efficiency and power density. The transformerless topologies have become a good solution. However, the problem is that common-mode voltage and leakage current can occur via the stray capacitors between the PV array and the ground of the inverter. Various transformerless inverters have been introduced with different techniques, such as reducing the common-mode voltage or eliminating the leakage current. Furthermore, to introduce the development of transformerless PV inverters, especially in three-phase two-level inverter systems, this paper provides a comprehensive review of various common-mode voltage reduction three-phase two-level inverters.

Keywords: common-mode voltage; transformerless topology; three-phase two-level inverter; leakage current; review



Citation: Duong, T.-D.; Nguyen, M.-K.; Tran, T.-T.; Vo, D.-V.; Lim, Y.-C.; Choi, J.-H. Topology Review of Three-Phase Two-Level Transformerless Photovoltaic Inverters for Common-Mode Voltage Reduction. *Energies* **2022**, *15*, 3106. <https://doi.org/10.3390/en15093106>

Academic Editor: Surender Reddy Salkuti

Received: 30 March 2022

Accepted: 21 April 2022

Published: 24 April 2022

Publisher's Note: MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



Copyright: © 2022 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

1. Introduction

Nowadays, renewable energy sources play a key role in supporting the power system to adapt the ever-increasing load demand. Among the renewable energy sources, the PV source is considered as one of the most effective solutions due to its relatively small size, clean energy, noiseless operation, and simple installation [1–4]. To connect the PV array with a utility grid, grid-connected inverters are widely used for the PV systems and are divided into the transformer-based and transformerless topologies [4–9]. The use of a high-frequency transformer on the DC side or a low-frequency, bulky transformer in the AC side can be employed to ensure the safety issue with the galvanic isolation between the output and input sides [10–12]. Nevertheless, transformer-based topologies are heavy, high-cost, and high-loss. The efficiency of the transformerless inverter can improve by up to 2%. Therefore, transformerless topologies have been developed in both academic and industrial fields [13–18]. Voltage source inverters (VSIs), especially three-phase two-level transformerless topologies, are the most common solution to convert the DC voltage to AC voltage in any power system, with their merits of being low-cost, easy to implement, and mature technology. However, the disadvantage of transformerless topologies is the connection of the PV array to the grid without galvanic isolation. So, international agencies have regulated some broadly approved standards for PV inverters, which should be considered to avoid safety concerns. The main reason for these safety concerns is the presence of large stray capacitance (C_{PV}) between the PV panel and the

ground of the grid. As highlighted in Figure 1, a direct ground–current path may form between the grid and the PV panel. Due to the presence of large stray capacitance between the PV panel and grid grounds, the common-mode voltage (CMV) can appear, and the leakage current is originated from CMV fluctuations. Then, the leakage current flows through the ground and PV array, which leads to increased radiated electromagnetic emissions, higher current harmonics, and losses and low reliability of the transformerless, grid-connected PV transformerless inverter topologies [19–21]. Considering these issues, the leakage current should be carefully managed. The leakage current must be less than the VDE standard of 300 mA to prevent the unfavorable effects in VDE 0126-1-1. The leakage current can be suppressed by reducing the amplitude and frequency of the CMV or breaking the PV array from the grid on the DC side of the inverter system. In recent years, many approaches have been made to overcome the CMV and leakage current in transformerless PV inverters [21–38].




Figure 1. Typical three-phase transformerless VSI configuration using an L -filter.

The SVM control method is generally implemented to control the traditional three-phase two-level H6 VSI. Figure 2 shows the circuit and SVM diagram of the traditional three-phase two-level H6 VSI. It can be seen that eight possible combinations are synthesized of six active and two zero voltage vectors, as depicted in Table 1. Moreover, the CMV can be defined as the average of the voltages between the three-phase voltages, A-N, B-N, and C-N, and (1) and the CMV in each state are calculated in Table 1.

$$V_{CM} = V_{GN} = \frac{V_{AN} + V_{BN} + V_{CN}}{3} \quad (1)$$

There are several review papers reported in the literature which cover the topology modifications and PWM methods for CMV reduction in three-phase VSIs [27,37–40]. In the review study [27], the CMV in an electric drive fed by a conventional three-phase two-level inverter is described and a review of CMV reduction methods is presented. The PWM methods for CMV reduction in three-phase two-level transformerless inverters are discussed in [37–40] to demonstrate the effectiveness of the compared solutions. Generally, these review papers only focused on the traditional three-phase two-level transformerless inverters with a buck-type topology. Moreover, the prior-art solutions for traditional VSIs are not suitable for the impedance-source-based inverters system. Hence, the review solutions for CMV reduction in the impedance-source-based in VSIs are presented in [41]. However, not many different comparisons have been conducted in this review paper. Investigating the latest research in both traditional VSIs and impedance-source-based VSIs, the review and classification of three-phase two-level transformerless inverters have been studied in this paper to present a clear picture of the investigation of the three-phase two-level transformerless PV inverters for CMV reduction. For each category of three-

phase two-level transformerless inverters, several general inverter topologies of them are illustrated, and each inverter has been examined from different perspectives, such as the number of components, modulation index operating range, CMV reduction, boosting voltage capability, etc. The rest of this paper is organized as follows. Section 2 presents the classification of three-phase two-level transformerless topologies. A broad classification and discussion of different traditional three-phase two-level transformerless inverter topologies are given in Section 3. Section 4 provides the structure of major impedance-source-networks-based topologies with the comparison between them based on the merits and demerits. Finally, Section 5 gives the concluding remarks.




Figure 2. Traditional three-phase two-level voltage-source H6 inverter: (a) H6 inverter topology; (b) space vector modulation (SVM) diagram.

Table 1. Common-mode voltage of traditional H6 topology.

Switching State	Bridge States	CMV Value
M0	000	0
M1	100	$V_{PN}/3$
M2	110	$2V_{PN}/3$
M3	010	$V_{PN}/3$
M4	011	$2V_{PN}/3$
M5	001	$V_{PN}/3$
M6	101	$2V_{PN}/3$
M7	111	V_{PN}

2. Classification of Three-Phase Two-Level Transformerless Topologies for CMV Reduction

Compared with CSIs, the VSIs will be more dominant in the PV-grid-connected inverter systems because of their advantages of easy control, cost-effectiveness, and being a mature technology [42–52]. However, the traditional three-phase two-level voltage-source H6 inverter cannot provide the boost capability. Thus, an additional boost from a DC–DC converter or new topologies with added extra components can be used to boost the low input DC voltage to high DC-link voltage [53–57]. Moreover, a deadtime should be inserted in the H-bridge switches to avoid the short-circuiting of the DC-link bus. This leads to an increase in the THD value at the AC output voltage [58,59]. These days, single-stage, impedance-source inverter topologies [60–70] have been introduced and developed with buck-boost ability and improve reliability. In a transformerless PV inverter, the common mode voltage will be produced while the inverter is being worked and results in the high-leakage current on the capacitor C_{PV} [71,72]. In order to suppress the leakage current, the common mode voltage should be reduced or kept constant. To reduce the CMV for the traditional three-phase two-level H6 VSIs, both the PWM control methods [30–38] and system topology reconfiguration [42–57] are introduced. In addition, the solutions for the CMV reduction of the impedance-source inverter topologies were also developed. Moreover, by considering the number of active switches in the impedance-source network, these inverters can be classified into passive types [71–79] and active types in [80–83]. As a result, the transformerless three-phase two-level VSIs with CMV reduction can be classified into the traditional VSI group and impedance-source-based group. The overview of the several existed topologies is summarized and presented in Figure 3. The comprehensive comparison and discussion will be presented in the following sections.




Figure 3. Classification of three-phase, two-level inverter topologies.

3. Traditional Voltage Source Topologies

3.1. Buck-Type Topologies

From the CMV values listed in Table 1, the CMV of the traditional three-phase two-level H6 VSI can be reduced to one high CMV level by only applying six active states. Various PWM technique modifications for CMV reduction have been presented. This section will briefly present some SVM methods, such as the traditional modulation-based CMV reduction methods. In the active zero-state SVM method introduced in [30,31], the zero states can be replaced by two opposite active states. The near-state SVM method is

implemented with three adjoining states [32]. The traditional three-phase two-level H6 VSI with these SVM methods can effectively decrease the CMV amplitude to 33% of DC-link voltage. The active zero-state PWM and near-state PWM methods, and the remote-state SVM method in [33], can offer the constant CMV by using only the three active states in the odd active or even vectors. Moreover, the combination of other states can be applied to reduce the amplitude value of CMV, introduced in [34–36]. However, this solution limits modulation index range and output voltage quality, which reduces the output quality of the inverter. The overview of these control methods is also discussed in [37–41].

Moreover, the inverter structure can be changed and introduced by modifying some components for the CMV reduction, as shown in Figure 4. For example, the H7 topology was introduced in [42,43] to limit the CMV of $V_{PN}/3$. An extra switch was added to positive DC input voltage to disconnect the inverter side and PV source during one zero vector when the inverter operated with the discontinuous SVM method. In addition, to eliminate two CMV levels in two zero vectors, an H8 topology with two additional switches was proposed in [44,45]. Two additional switches were controlled to float the inverter in zero states; the variation of CMV is $V_{PN}/3$. In [46], H8 topology with a voltage-clamping network was proposed. The CMV did not change with the zero vectors by turning off two additional switches. Thus, the CMV can vary from $V_{PN}/3$ to $2V_{PN}/3$. In addition, an improved H8 topology was also proposed in [47]. In the improved H8 topology, the CMV during zero states is kept constant at $2V_{PN}/5$, while it varies from $V_{PN}/3$ to $2V_{PN}/3$ in the active states. In [48,49], the H10 topologies and corresponding modulation scheme with omitting zero vectors were introduced to keep the constant CMV. Moreover, a constant CMV can be given by adding a zero-voltage-state rectifier module to the H6 inverter [50]. In [51], the modulation strategy for a three-phase four-leg PV inverter was discussed to achieve the constant CMV. Therefore, the leakage current can be eliminated remarkably.




Figure 4. Cont.




Figure 4. CMV reduction topologies. (a) H7 topology [42,43], (b–d) H8 topologies [44–47], (e,f) H10 topology [48,49], (g) ZVR topology [50], and (h) four-leg topology [51].

3.2. Boost-Type Topologies

Unlike the previous solutions, many three-phase two-level inverters are shown in Figure 5. They are based on a combination of different types of boost modules, and each has its unique characteristics. In [53], the H6 topology with a switched-capacitor voltage doubler and the novel SVM methods were proposed to limit the variation of CMV and offer the boosting ability, where the DC-link voltage of the inverter is always two times the input voltage. However, the topology in [53] produces bipolar output line-to-line voltage, and the linear modulation range is also limited. In addition, the proposed triple voltage boost inverter in [54] uses a voltage multiplier network to give the triple boosting voltage and keep the constant CMV. In [55,56], the three-phase H6 based-switched-capacitor inverters were presented to reduce the variation of CMV with one-third of DC-link voltage and also provided the boosting voltage. In the case of the introduced inverter in [55], the DC-link of the inverter can be one or two times of the input voltage depending on the state of the switched-capacitor circuit. On the contrary, the inverter in [56] is always given two times the input voltage. Like conventional four-leg topology, the four-leg inverter with adding boosting module in [57] can also achieve the constant CMV, and the DC-link of the proposed inverter is always two times the input voltage.




Figure 5. CMV reduction topologies with boosting capability. (a) Switched-capacitor voltage-doubler inverter [53], (b) triple-voltage boost inverter [54], (c,d) switched-capacitor-based inverters [55,56], (e) boost inverter with four-leg [57].

Table 2 presents the comparison of both buck-type and boost-type traditional three-phase two-level transformerless inverter topologies in terms of component count, modulation index range, boosting capability, and variation of CMV. Figure 6 highlights the comparison of the detailed component count with the number of switches, diodes, capacitors, and inductors. It can be seen that the boost-type topologies require more components when compared with other buck-type topologies. In terms of modulation index operating range, the majority of inverters can operate in the modulation index in full range. It is clear that some of the proposed new structures reviewed in this study are provided by the boosting voltage and very low or constant CMV. However, to overcome some of the limitations, other components should be added, which, in most cases, will increase the size and weight of the inverter package. It can be seen that all the mentioned inverters have their own advantages and disadvantages, as presented in Table 2. Thus, it is difficult to evaluate which inverter is more effective than the other. Nevertheless, there are several key points that should be kept in mind while choosing an inverter for grid-connected three-phase two-level transformerless PV applications.

Table 2. Comparison of different CMV reduction traditional VSIs topologies.

Topology	Component Count				Modulation Index	Boost Factor	CMV	Characteristic	
	S	D	C	L				Advantage	Disadvantage
Figure 4a [42]	7	0	0	7	0 to 1	1	$V_{PN}/3$	<ul style="list-style-type: none"> – Minimum components – Full range of modulation index 	<ul style="list-style-type: none"> – Low CMV – No boosting capability
Figure 4b [45]	8	0	0	0	0 to 1	1	$V_{PN}/3$	<ul style="list-style-type: none"> – Simple structure – Full range of modulation index 	<ul style="list-style-type: none"> – Low CMV – No boosting capability
Figure 4c [46]	8	2	3	0	0 to 1	1	$V_{PN}/3$	<ul style="list-style-type: none"> – Full range of modulation index 	<ul style="list-style-type: none"> – Low CMV – No boosting capability – Requires more components
Figure 4d [47]	8	0	0	0	0 to 1	1	$V_{PN}/3$	<ul style="list-style-type: none"> – Simple structure – Full range of modulation index 	<ul style="list-style-type: none"> – Low CMV – No boosting capability
Figure 4e [48]	10	0	2	0	0 to 1	1	0	<ul style="list-style-type: none"> – Constant CMV – Full range of modulation index 	<ul style="list-style-type: none"> – Requires ten switches – No boosting capability
Figure 4f [49]	10	0	0	0	0 to 1	1	0	<ul style="list-style-type: none"> – Constant CMV – Full range of modulation index 	<ul style="list-style-type: none"> – Requires ten switches – No boosting capability
Figure 4g [50]	9	12	2	0	0 to 1	1	0	<ul style="list-style-type: none"> – Constant CMV 	<ul style="list-style-type: none"> – No boosting capability – High number of components – Limits modulation index
Figure 4h [51]	8	0	1	1	0.66 to 1	1	0	<ul style="list-style-type: none"> – Simple structure – Constant CMV 	<ul style="list-style-type: none"> – No boosting capability – Limits modulation index
Figure 5a with DSVM [53]	8	2	2	0	0 to 1	2	$V_{PN}/3$	<ul style="list-style-type: none"> – Double of input voltage – Full range of modulation index 	<ul style="list-style-type: none"> – Requires more components – Low CMV
Figure 5a with NSSVM [53]	8	2	2	0	0.66 to 1	2	$V_{PN}/6$	<ul style="list-style-type: none"> – Double of input voltage – Very low CMV 	<ul style="list-style-type: none"> – Requires more components – Limits modulation index
Figure 5a with RSSVM [53]	8	2	2	0	0 to 0.57	2	0	<ul style="list-style-type: none"> – Double of input voltage – Constant CMV 	<ul style="list-style-type: none"> – Requires more components – Limits modulation index
Figure 5b [54]	10	4	3	0	0 to 1	3	0	<ul style="list-style-type: none"> – Triple of input voltage – Constant CMV – Full range of modulation index 	<ul style="list-style-type: none"> – High number of components
Figure 5c [55]	8	1	1	0	0 to 1	1 or 2	$V_{PN}/3$	<ul style="list-style-type: none"> – Double of input voltage – Full range of modulation index 	<ul style="list-style-type: none"> – Requires more components – Low CMV

Table 2. Cont.

Topology	Component Count				Modulation Index	Boost Factor	CMV	Characteristic	
	S	D	C	L				Advantage	Disadvantage
Figure 5d [56]	9	1	1	1	0 to 1	2	$V_{PN}/3$	<ul style="list-style-type: none"> – Double of input voltage – Full range of modulation index 	<ul style="list-style-type: none"> – Requires more components – Low CMV
Figure 5e [57]	8	1	2	2	0 to 1	2	0	<ul style="list-style-type: none"> – Double of input voltage – Constant CMV – Full range of modulation index 	<ul style="list-style-type: none"> – Requires more components

S, D, L, and C are the number of switches, diodes, inductors, and capacitors, respectively.




Figure 6. The components for topologies enlisted in Table 2.

4. Impedance-Source-Networks-Based Topologies

4.1. Passive-Type Topologies

Figure 7 presents the general structure of an impedance-source network three-phase, two-level VSI with possible switching devices depending on application requirements. The basic impedance-source network can be established as a combination of inductors, capacitors, diodes, and switches to improve the performance of the circuit. In the control method of the impedance-source-networks-based inverter topologies, the shoot-through states are used to create shoot-through immunity and reduce the deadtime in H-bridge legs. On the contrary with the traditional VSI topologies, the shoot-through states insertion causes very high peak-to-peak CMV in the impedance-source-networks-based inverter topologies [71–83]. To reduce the CMV of the impedance-source-networks-based inverter topologies, various topologies and modulation techniques will be reviewed in this section. In the shoot-through states, during which each switching cycle is added to the H-bridge,

none of the CMV reduction SVM control methods are ideal for impedance-source inverter topologies. In [71], an NSSVM strategy was proposed for a three-phase Z-source inverter, as shown in Figure 8a. In this work, the diode in the positive terminal is reversed-bias while the shoot-through states are implemented. Then, the input voltage source and an inverter are isolated. Similar to the NSSVM in the traditional H6 VSI, the magnitude CMV of three-phase Z-source inverters can be decreased to $V_{PN}/3$. Nevertheless, the modulation index operating range is narrow and followed the conventional NSSVM; in this case, it is operated within 0.66 and 1. In order to provide the constant CMV in the Z-source inverter topology, the Z-source inverter with four-leg was found and presented in [72,73], as shown in Figure 8b. By switching the fourth leg, the CMV variation is significantly limited. Nevertheless, this method will result in a high cost of the three-phase system. In the same way, the three-phase Z-source inverter was proposed in [74,75], with an additional diode in the negative terminal of the input voltage source, as shown in Figure 8c. An additional diode has a function to separate the inverter and the PV array during shoot-through states. In this case, the CMV is kept constant by using odd vectors. The modulation index is operated up to 0.57.




Figure 7. General structure of impedance-source-networks-based three-phase transformerless VSI.

Moreover, to improve the input current profile, the quasi-Z-source inverter and modified quasi-Z-source inverter based on SVM were proposed in [76–79]. In the case of references [76–78], by adding an inductor in the negative terminal of the PV panel, only three odd or even vectors were implemented to keep the constant CMV. However, similar to the RSSVM in the traditional H6 VSI, the linear modulation range is limited to a modulation index of 0.57 in these methods. In addition, a notch filter is considered in [79] to add to the inverter system as an output filter. The CMV waveform is reduced when compared with the conventional SVM method. However, the leakage current can be eliminated in this case.




Figure 8. Cont.




Figure 8. Passive impedance-source topologies for CMV reduction. (a) ZSI [71], (b) four-leg ZSI [72,73], (c) modified-ZSI [74,75], (d) qZSI [76,77].

4.2. Active-Type Topologies

There are close similarities in the topologies of the passive and active impedance-source inverters which show that with the high reliability with shoot-through immunity, the deadtime issues can be avoided. However, the size and weight of inverter systems in passive impedance-source inverters are still large because of using inductor and capacitor elements in the Z-source network [63–70]. In recent years, in order to decrease the size and weight of the impedance-source inverter system, research on active impedance-source inverter has been paying attention to fewer numbers of passive elements. However, the disadvantage of these inverters is required to use more numbers of switch and gate drivers. With the shoot-through states insertion, the CMV problem of these two types is quite similar. For instance, the modified quasi-switched boost inverter with an additional inductor was proposed in [80] and shown in Figure 9a. In this solution, an inductor is inserted between the negative input and Z-network. That provides to reduce one level of the CMV waveform. In addition, the novel AZSVM was modified with one more shoot-through vector to reduce the variation in CMV to $V_{PN}/3$, and the modulation index can operate up to 1. In the same way, the modified active quasi-Z-source inverter in Figure 9b was proposed to achieve the CMV of $V_{PN}/3$. In this solution, the zero vectors are not implemented with the NSSVM method. Nevertheless, the modulation index of this SVM method is limited, within [0.66, 1]. Moreover, the magnitude of CMV in these solutions is not very low and only equal to $V_{PN}/3$. In order to reduce the high CMV levels of the shoot-through vectors and provide smaller magnitude CMV voltage, the new impedance-source inverter with two switched-boost networks has been introduced in [82] and depicted in Figure 9c. In this solution, two additional switches in the Z-network are controlled to reduce the magnitude of CMV to $V_{PN}/6$ and improve the boost factor. However, a large number of components were used in the Z-network. Similar to the AZSVM in the method in [80], the modulation index operating of this inverter can be full range, from 0 to 1. Moreover, another method to suppress the leakage current is directly connecting the neutral of the grid to the negative input of the PV panel. The CMV will be zero and also immune to any high-frequency components. As a result, there is no leakage current in the inverter system. To provide the boosting voltage and achieve the common-ground between PV panel and the grid, the common-ground quasi-Z-source inverter is reported in [83], as shown in Figure 9d.




Figure 9. Active impedance-source topologies for CMV reduction. (a) MqSBI [80], (b) modified-AqZSI [81], (c) ISI [82], (d) and common-ground AqZSI [83].

The comparison of both passive and active three-phase, two-level transformerless impedance-source-networks-based inverters, in terms of component count, input current profile, modulation index range, boost factor, and variation of CMV, has been given in Table 3.

Table 3. Comparison of different CMV reduction impedance-source-networks-based topologies.

Topology	Component Count				Modulation Index	Boost Factor	CMV	Characteristic	
	S	D	C	L				Advantage	Disadvantage
Figure 8a [71]	6	1	2	2	0.66 to 1	$1/(1 - 2D)$	$V_{PN}/3$	<ul style="list-style-type: none"> Low number of components and not require additional switch 	<ul style="list-style-type: none"> Discontinuous input current Limits modulation index Not high voltage gain Low CMV
Figure 8b [73]	8	2	3	3	0 to 1	$1/(1 - 2D)$	0	<ul style="list-style-type: none"> Full range of modulation index Constant CMV 	<ul style="list-style-type: none"> High number of components Discontinuous input current Not high voltage gain
Figure 8c [74]	6	2	2	2	0 to 0.57	$1/(1 - 2D)$	0	<ul style="list-style-type: none"> Low number of components and not require additional switch Constant CMV 	<ul style="list-style-type: none"> Discontinuous input current Limits modulation index Not high gain

Table 3. Cont.

Topology	Component Count				Modulation Index	Boost Factor	CMV	Characteristic	
	S	D	C	L				Advantage	Disadvantage
Figure 8d [76]	6	1	2	3	0 to 0.57	$1/(1 - 2D)$	0	<ul style="list-style-type: none"> – Low number of components and not require additional switch – Continuous input current – Constant CMV 	<ul style="list-style-type: none"> – Limits modulation index – Not high voltage gain
Figure 9a [80]	8	1	1	2	0 to 1	$1/(1 - 2D)$	$V_{PN}/3$	<ul style="list-style-type: none"> – Low number of components – Continuous input current – Full range of modulation index 	<ul style="list-style-type: none"> – Require additional switch – Not high voltage gain – Low CMV
Figure 9b [81]	8	2	2	2	0 to 1	$2/(1 - 3D)$	$V_{PN}/6$	<ul style="list-style-type: none"> – Continuous input current – Full range of modulation index – High voltage gain 	<ul style="list-style-type: none"> – High number of components and require additional switch – Low CMV
Figure 9c [82]	7	2	2	3	0.66 to 1	$1/(1 - 3D + D^2)$	$V_{PN}/3$	<ul style="list-style-type: none"> – Continuous input current – Full range of modulation index – High voltage gain – Very low CMV 	<ul style="list-style-type: none"> – High number of components and require additional switch
Figure 9d [83]	9	2	3	2	0 to 1	$1/(1 - 2D)$	0	<ul style="list-style-type: none"> – Continuous input current – Full range of modulation index – Constant CMV 	<ul style="list-style-type: none"> – High number of components and require additional switch – Not high voltage gain

S, D, L, and C are the number of switches, diodes, inductors, and capacitors, respectively.

Figure 10 depicts the comparison of the component count in detail. It can be observed that the active-type impedance-source topologies and four-leg ZSI require more components than other passive-type impedance-source topologies. The boost factor is also presented in Figure 11. The active-type impedance-source inverters in [81,82] can offer a higher boost voltage ability than the other inverters. From the CMV comparison in Table 3, which achieved the constant CMV, the majority of inverter topologies cannot utilize the full range of the modulation index, and the zero vectors have not been implemented in the SVM method. In addition, the number of components should be large. To solve the high CMV level caused by the shoot-through vectors, various solutions, such as reconfiguring by adding a component or modified SVM methods, are introduced. However, these topologies require a large number of components to provide the boosting voltage, and very low or constant CMV. The advantages and disadvantages of the different CMV reduction impedance-source-networks-based topologies are also highlighted in Table 3. It is also difficult to determine which solution is better than the other. Nevertheless, if compared with the traditional inverter, the impedance-source inverters can give a higher voltage gain and provide the shoot-through immunity. These inverters can be considered with competitive solutions in PV applications.




Figure 10. The components for topologies enlisted in Table 3.




Figure 11. Comparison of boost factor.

5. Conclusions

To present the investigation of the three-phase two-level transformerless PV inverters for CMV reduction, the major three-phase two-level transformerless topologies have been surveyed based on conversion functionality. In detail, these topologies were classified into two different categories: traditional VSIs and impedance-source-based VSIs. For a general comparison, the features of both traditional buck-type and boost-type three-phase two-level transformerless topologies for CMV reduction were summarized. In addition, to have a further overview of common-mode voltage reduction in three-phase two-level inverters single-stage impedance-source-based inverters are also discussed in this paper. Different topologies were examined, in terms of the number of devices, modulation index operating range, boost factor, and CMV reduction. This survey and classification will help researchers to comprehend all these three-phase two-level transformerless photovoltaic inverters for CMV reduction and to identify their pros and cons. From this point, it can be observed that the transformerless photovoltaic inverters have been a certain mature technology and successfully employed in the distributed photovoltaic grid-connected systems. A comprehensive review of control and modulation techniques for CMV reduction of three-phase two-level transformerless PV inverters will be presented in future research.

Author Contributions: Conceptualization, T.-D.D. and M.-K.N.; Methodology, T.-T.T.; Validation T.-D.D. and D.-V.V.; investigation, Y.-C.L.; writing—review and editing, T.-D.D. and M.-K.N.; resources and supervision, Y.-C.L. and J.-H.C. All authors have read and agreed to the published version of the manuscript.

Funding: This research received no external funding.

Institutional Review Board Statement: Not applicable.

Informed Consent Statement: Not applicable.

Data Availability Statement: Not applicable.

Conflicts of Interest: The authors declare no conflict of interest.

Abbreviations

PV	Photovoltaic
DC	Direct current
AC	Alternating current
VSI	Voltage source inverters
CSI	Current source inverters
CMV	Common-mode voltage
SVM	Space vector modulation
PWM	Pulse width modulation
THD	Total harmonic distortion
ZSI	Z-source inverter
DSVM	Discontinuous space vector modulation
NSSVM	Near-state space vector modulation
AZSVM	Active zero-state space vector modulation
RSSVM	Remote-state space vector modulation

References

- Almutairi, A.; Sayed, K.; Albagami, N.; Abo-Khalil, A.G.; Saleeb, H. Multi-Port PWM DC-DC Power Converter for Renewable Energy Applications. *Energies* **2021**, *14*, 3490. [[CrossRef](#)]
- Abramovitz, A.; Shmilovitz, D. Short Survey of Architectures of Photovoltaic Arrays for Solar Power Generation Systems. *Energies* **2021**, *14*, 4917. [[CrossRef](#)]
- Bughneda, A.; Salem, M.; Richelli, A.; Ishak, D.; Alatai, S. Review of Multilevel Inverters for PV Energy System Applications. *Energies* **2021**, *14*, 1585. [[CrossRef](#)]
- Subramaniam, U.; Bhaskar, S.M.; Almakhles, D.J.; Padmanaban, S.; Leonowicz, Z. Investigations on EMI Mitigation Techniques: Intent to Reduce Grid-Tied PV Inverter Common Mode Current and Voltage. *Energies* **2019**, *12*, 3395. [[CrossRef](#)]
- Nguyen, M.K.; Duong, T.D.; Lim, Y.C.; Kim, Y.J. Isolated boost DC-DC converter with three switches. *IEEE Trans. Power Electron.* **2018**, *33*, 1389–1398. [[CrossRef](#)]
- Duong, T.D.; Nguyen, M.K.; Tran, T.T.; Lim, Y.C.; Choi, J.H. Transformerless High Step-Up DC-DC Converters with Switched-Capacitor Network. *Electronics* **2019**, *8*, 1420. [[CrossRef](#)]
- Kouro, S.; Leon, J.I.; Vinnikov, D.; Franquelo, L.G. Grid-connected photovoltaic systems: An overview of recent research and emerging PV converter technology. *IEEE Ind. Electron. Mag.* **2015**, *9*, 47–61. [[CrossRef](#)]
- Nguyen, M.K.; Duong, T.D.; Lim, L.C. Switched-capacitor-based dual-switch high-boost DC-DC converter. *IEEE Trans. Power Electron.* **2018**, *33*, 4181–4189. [[CrossRef](#)]
- Duong, T.D.; Nguyen, M.K.; Tran, T.T.; Lim, Y.C.; Choi, J.H. Transformer-Less Switched-Capacitor Quasi-Switched Boost DC-DC Converter. *Energies* **2021**, *14*, 6591. [[CrossRef](#)]
- Mohamed Hariri, M.H.; Mat Desa, M.K.; Masri, S.; Mohd Zainuri, M.A.A. Grid-Connected PV Generation System-Components and Challenges: A Review. *Energies* **2020**, *13*, 4279. [[CrossRef](#)]
- Ali Khan, M.Y.; Liu, H.; Yang, Z.; Yuan, X. A Comprehensive Review on Grid Connected Photovoltaic Inverters, Their Modulation Techniques, and Control Strategies. *Energies* **2020**, *13*, 4185. [[CrossRef](#)]
- Jo, K.Y.; Duong, T.D.; Nguyen, Y.C.; Choi, J.H. Emerging Technologies in Power Systems. *Electronics* **2022**, *11*, 71. [[CrossRef](#)]
- Zhai, L.; Lin, L.; Zhang, X.; Song, C. The Effect of Distributed Parameters on Conducted EMI from DC-Fed Motor Drive Systems in Electric Vehicles. *Energies* **2017**, *10*, 1. [[CrossRef](#)]
- Monjo, L.; Sainz, L.; Mesas, J.J.; Pedra, J. Quasi-Z-Source Inverter-Based Photovoltaic Power System Modeling for Grid Stability Studies. *Energies* **2021**, *14*, 508. [[CrossRef](#)]

15. Duong, T.D.; Nguyen, M.K.; Lim, Y.C.; Choi, J.H.; Wang, C.; Vilathgamuwa, M. Modeling and Control of a Discontinuous Quasi-Switched Boost Cascaded Multilevel Inverter for Grid-Tied Applications. In Proceedings of the 2020 IEEE Energy Conversion Congress and Exposition (ECCE), Detroit, MI, USA, 11–15 October 2020; pp. 3261–3265.
16. Kerekes, T.; Teodorescu, R.; Liserre, M.; Klumpner, C.; Sumner, M. Evaluation of Three-Phase Transformerless Photovoltaic Inverter Topologies. *IEEE Trans. Power Electron.* **2009**, *24*, 2202–2211. [[CrossRef](#)]
17. Tang, Y.; Yao, W.; Loh, P.C.; Blaabjerg, F. Highly Reliable Transformerless Photovoltaic Inverters with Leakage Current and Pulsating Power Elimination. *IEEE Trans. Ind. Electron.* **2016**, *63*, 1016–1026. [[CrossRef](#)]
18. Yang, B.; Li, W.; Gu, Y.; Cui, W.; He, X. Improved Transformerless Inverter with Common-Mode Leakage Current Elimination for a Photovoltaic Grid-Connected Power System. *IEEE Trans. Power Electron.* **2012**, *27*, 752–762. [[CrossRef](#)]
19. Julian, A.L.; Oriti, G.; Lipo, T.A. Elimination of common-mode voltage in three-phase sinusoidal power converters. *IEEE Trans. Power Electron.* **1999**, *14*, 982–989. [[CrossRef](#)]
20. Son, Y.C.; Sul, S.K. Generalization of active filters for EMI reduction and harmonics compensation. *IEEE Trans. Ind. Appl.* **2006**, *42*, 545–551. [[CrossRef](#)]
21. Ogasawara, S.; Ayano, H.; Akagi, H. Measurement and Reduction of EMI Radiated by a PWM Inverter-Fed AC Motor Drive Systems. *IEEE Trans. Ind. Appl.* **1997**, *33*, 1019–1026. [[CrossRef](#)]
22. Wang, X.; Lin, H.; Yang, H. The Characteristics and Suppression of Common-Mode Current for Brushless Doubly Fed Generator System. *IEEE Trans. Electromagn. Compat.* **2020**, *62*, 2265–2276. [[CrossRef](#)]
23. Akagi, H.; Hasegawa, H.; Doumoto, T. Design and performance of a passive EMI filter for use with a voltage-source PWM inverter having sinusoidal output voltage and zero common-mode voltage. *IEEE Trans. Power Electron.* **2004**, *19*, 1069–1076. [[CrossRef](#)]
24. Heldwein, M.L.; Ertl, H.; Biela, J.; Kolar, J.W. Implementation of a Transformerless Common-Mode Active Filter for Offline Converter Systems. *IEEE Trans. Ind. Electron.* **2010**, *57*, 1772–1786. [[CrossRef](#)]
25. Jeong, S.Y.; Shin, D.G.; Kim, J.G. A Transformer-Isolated Common-Mode Active EMI Filter without Additional Components on Power Lines. *IEEE Trans. Power Electron.* **2019**, *34*, 2244–2257. [[CrossRef](#)]
26. Zheng, J.; Lyu, M.; Li, S.; Luo, Q.; Huang, K. Common-Mode Reduction SVPWM for Three-Phase Motor Fed by Two-Level Voltage Source Inverter. *Energies* **2020**, *13*, 3884. [[CrossRef](#)]
27. Turzyński, M.; Musznicki, P. A Review of Reduction Methods of Impact of Common-Mode Voltage on Electric Drives. *Energies* **2021**, *14*, 4003. [[CrossRef](#)]
28. Guo, X.; Wang, N.; Wang, B.; Lu, Z.; Blaabjerg, F. Evaluation of Three-Phase Transformerless DC-Bypass PV Inverters for Leakage Current Reduction. *IEEE Trans. Power Electron.* **2020**, *35*, 5918–5927. [[CrossRef](#)]
29. Zalhaf, A.S.; Abdel-Salam, M.; Ahmed, M. An active common-mode voltage canceler for PWM converters in wind-turbine doubly-fed induction generators. *Energies* **2019**, *12*, 691. [[CrossRef](#)]
30. Hava, A.M.; Un, E. Performance Analysis of Reduced Common-Mode Voltage PWM Methods and Comparison with Standard PWM Methods for Three-Phase Voltage-Source Inverters. *IEEE Trans. Power Electron.* **2009**, *24*, 241–252. [[CrossRef](#)]
31. Un, E.; Hava, A.M. A Near-State PWM Method with Reduced Switching Losses and Reduced Common-Mode Voltage for Three-Phase Voltage Source Inverters. *IEEE Trans. Ind. Appl.* **2009**, *45*, 782–793. [[CrossRef](#)]
32. Hava, A.M.; Um, E. A high-performance PWM algorithm for common-mode voltage reduction in three-phase voltage source inverters. *IEEE Trans. Power Electron.* **2011**, *26*, 1998–2008. [[CrossRef](#)]
33. Cavalcanti, M.; Oliveria, K.C.D.; Farias, A.M.D.; Neves, F.A.S.; Azevedo, G.M.S.; Camboim, F.C. Modulation techniques to eliminate leakage currents in transformerless three-phase photovoltaic systems. *IEEE Trans. Ind. Electron.* **2010**, *57*, 1360–1368. [[CrossRef](#)]
34. Hwang, S.I.; Kim, J.M. Opposite Triangle Carrier with SVPWM for Common-Mode Voltage Reduction in Dual Three Phase Motor Drives. *Energies* **2021**, *14*, 282. [[CrossRef](#)]
35. Cacciato, M.; Caro, S.D.; Scarcella, G.; Scelba, G.; Testa, A. Improved space-vector modulation technique for common mode currents reduction. *IET Power Electron.* **2013**, *6*, 1248–1256. [[CrossRef](#)]
36. Janabi, A.; Wang, B. Hybrid SVPWM scheme to minimize the common-mode voltage frequency and amplitude in voltage source inverter drives. *IEEE Trans. Power Electron.* **2019**, *34*, 1595–1610. [[CrossRef](#)]
37. Hou, C.C.; Shih, C.C.; Cheng, P.T.; Hava, A.M. Common-Mode Voltage Reduction Pulsewidth Modulation Techniques for Three-Phase Grid-Connected Converters. *IEEE Trans. Power Electron.* **2013**, *28*, 1971–1979. [[CrossRef](#)]
38. Chen, H.; Zhao, H. Review on pulse-width modulation strategies for common-mode voltage reduction in three-phase voltage-source inverters. *IET Power Electron.* **2016**, *9*, 2611–2620. [[CrossRef](#)]
39. Xu, J.; Han, J.; He, R.; Wang, J.; Ali, M.; Tang, H. High-Frequency SiC Three-Phase VSIs With Common-Mode Voltage Reduction and Improved Performance Using Novel Tri-State PWM Method. *IEEE Trans. Power Electron.* **2019**, *34*, 1809–1822. [[CrossRef](#)]
40. Xu, J.; Han, J.; He, R.; Wang, J.; Habib, S.; Tang, H. A Novel Scalar PWM Method to Reduce Leakage Current in Three-Phase Two-Level Transformerless Grid-Connected VSIs. *IEEE Trans. Ind. Electron.* **2020**, *67*, 3788–3797. [[CrossRef](#)]
41. Yuan, J.; Yang, Y.H.; Blaabjerg, F. Leakage Current Mitigation in Transformerless Z-Source/Quasi-Z-Source PV Inverters: An Overview. In Proceedings of the 2019 IEEE Energy Conversion Congress and Exposition (ECCE), Baltimore, MD, USA, 29 September–3 October 2019; pp. 2603–2608.

42. Freddy, T.K.S.; Rahim, N.A.; Hew, W.P.; Che, H.S. Modulation techniques to reduce leakage current in three phase transformerless H7 photovoltaic inverter. *IEEE Trans. Ind. Electron.* **2015**, *62*, 322–331. [[CrossRef](#)]
43. Negesse, B.B.; Park, C.H.; Lee, S.H.; Hwang, S.W.; Kim, J.M. Optimized modulation method for common mode voltage reduction in H7 inverter. *Energies* **2021**, *14*, 6409. [[CrossRef](#)]
44. Jeong, W.S.; Lee, Y.S.; Lee, J.H.; Lee, C.H.; Won, C.Y. Space vector modulation (SVM) based common mode current (CMC) reduction method of H8 inverter for permanent magnet synchronous motor (PMSM) Drives. *Energies* **2022**, *15*, 266. [[CrossRef](#)]
45. Rahimi, R.; Farhangi, S.; Farhangi, B.; Moradi, G.R.; Afshari, E.; Blaabjerg, F. H8 inverter to reduce leakage current in transformerless three phase grid connected photovoltaic systems. *IEEE J. Emerg. Sel. Topics Power Electron.* **2018**, *6*, 910–918. [[CrossRef](#)]
46. Concari, L.; Barater, D.; Buticchi, G.; Concari, C.; Liserre, M. H8 inverter for common mode voltage reduction in electric drives. *IEEE Trans. Ind. Appl.* **2016**, *52*, 4010–4019. [[CrossRef](#)]
47. Gupta, A.K.; Agrawal, H.; Agarwal, V. A novel three phase transformerless H8 topology with reduced leakage current for grid tied solar PV applications. *IEEE Trans. Ind. Appl.* **2019**, *55*, 1765–1774. [[CrossRef](#)]
48. Arpan, H.; Vivek, A. Novel three phase H10 inverter topology with zero common mode voltage for three phase induction motor drive applications. *IEEE Trans. Ind. Electron.* **2022**, *69*, 7522–7525.
49. Najafi, P.; Houshmand Viki, A.; Shahparasti, M.; Seyedalipour, S.S.; Pouresmaeil, E. A novel space vector modulation scheme for a 10 switch converter. *Energies* **2020**, *13*, 1855. [[CrossRef](#)]
50. Guo, X.; Zhang, X.; Guan, H.; Kerekes, T.; Blaabjerg, F. Three phase ZVR topology and modulation strategy for transformerless PV system. *IEEE Trans. Power Electron.* **2019**, *34*, 1017–1021. [[CrossRef](#)]
51. Guo, X.; He, R.; Jian, J.; Lu, Z.; Sun, X.; Guerrero, J.M. Leakage current elimination of four leg inverter for transformerless three phase PV systems. *IEEE Trans. Power Electron.* **2016**, *31*, 1841–1846. [[CrossRef](#)]
52. Guo, X.; Zhou, J.; He, R.; Jia, X.; Rojas, C.A. Leakage current attenuation of a three phase cascaded inverter for transformerless grid connected PV systems. *IEEE Trans. Ind. Electron.* **2018**, *65*, 676–686. [[CrossRef](#)]
53. Tran, T.T.; Nguyen, M.K.; Duong, T.D.; Choi, J.H.; Lim, Y.C.; Zare, F. A switched capacitor voltage doubler based boost inverter for common mode voltage reduction. *IEEE Access* **2019**, *7*, 98618–98629. [[CrossRef](#)]
54. Tran, T.T.; Nguyen, M.K.; Ngo, V.Q.B.; Nguyen, H.N.; Duong, T.D.; Lim, Y.C.; Choi, J.H. A three phase constant common mode voltage inverter with triple voltage boost for transformerless photovoltaic system. *IEEE Access* **2020**, *8*, 166692–166702. [[CrossRef](#)]
55. Hota, A.; Mohammad, M.Q.; Kirtley, J.L.; Vivek, A. Novel switched capacitor boost inverter configuration for three phase induction motor driven home appliances. *IEEE Trans. Ind. Appl.* **2021**, *57*, 1450–1458. [[CrossRef](#)]
56. Hota, A.; Vivek, A. A Novel three phase induction motor drive with voltage boosting capability low current THD and low common-mode voltage. In Proceedings of the 2020 IEEE International Conference on the Power Electronics Drives and Energy Systems (PEDES), Jaipur, India, 16–19 December 2020; pp. 1–4.
57. Kharan, S.; Somasekhar, V.T. An Integrated Four-leg Three-phase Transformerless PV Inverter with Voltage Boosting Capability. In Proceedings of the 2020 IEEE International Conference on Power Electronics, Drives and Energy Systems (PEDES), Jaipur, India, 16–19 December 2020; pp. 1–5.
58. Peng, F.Z. Z-source inverter. *IEEE Trans. Ind. Appl.* **2003**, *39*, 504–510. [[CrossRef](#)]
59. Liu, Y.; Ge, B.; Abu, R.H.; Sun, D. Comprehensive modeling of single-phase quasi-Z-source photovoltaic inverter to investigate low frequency voltage and current ripple. *IEEE Trans. Ind. Electron.* **2015**, *62*, 4194–4202. [[CrossRef](#)]
60. Siwakoti, Y.P.; Peng, F.Z.; Blaabjerg, F.; Loh, P.C.; Town, G.E. Impedance-Source Networks for Electric Power Conversion Part I: A Topological Review. *IEEE Trans. Power Electron.* **2015**, *30*, 699–716. [[CrossRef](#)]
61. Nguyen, M.K.; Lim, Y.C.; Park, S.J. A Comparison Between Single Phase Quasi Z Source and Quasi Switched Boost Inverters. *IEEE Trans. Ind. Electron.* **2015**, *62*, 6336–6344. [[CrossRef](#)]
62. Duong, T.D.; Nguyen, M.K.; Lim, Y.C.; Choi, J.H.; Mahinda, D.V. A comparison between quasi Z source inverter and active quasi Z source inverter. In Proceedings of the 2019 10th International Conference on Power Electronics and ECCE Asia (ICPE 2019-ECCE Asia), Busan, Korea, 27–30 May 2019; pp. 1–6.
63. Nguyen, M.K.; Le, T.V.; Park, S.J.; Lim, Y.C. A Class of Quasi-Switched Boost Inverters. *IEEE Trans. Ind. Electron.* **2015**, *62*, 1526–1536. [[CrossRef](#)]
64. Barath, J.N.; Soundarajan, A.; Stepenko, S.; Husev, O.; Vinnikov, D.; Nguyen, M.K. Topological Review of Quasi-Switched Boost Inverters. *Electronics* **2021**, *10*, 1485. [[CrossRef](#)]
65. Nguyen, M.K.; Duong, T.D.; Lim, Y.C.; Choi, J.H.; Vilathgamuwa, D.M.; Walker, G.R. DC-Link quasi-switched boost inverter with improved PWM strategy and its comparative evaluation. *IEEE Access* **2020**, *8*, 53857–53867. [[CrossRef](#)]
66. Nguyen, M.K.; Choi, Y.O. Maximum boost control method for single-phase quasi-switched-boost and quasi-Z-source inverters. *Energies* **2017**, *10*, 553. [[CrossRef](#)]
67. Nguyen, M.K.; Duong, T.D.; Lim, Y.C.; Kim, Y.G. Switched-Capacitor Quasi-Switched Boost Inverters. *IEEE Trans. Ind. Electron.* **2017**, *65*, 5105–5113. [[CrossRef](#)]
68. Hossameldin, A.A.; Abdelsalam, A.K.; Ibrahim, A.A.; Williams, B.W. Enhanced Performance Modified Discontinuous PWM Technique for Three-Phase Z-Source Inverter. *Energies* **2020**, *13*, 578. [[CrossRef](#)]
69. Duong, T.D.; Nguyen, M.K.; Lim, Y.C.; Choi, J.H.; Vilathgamuwa, D.M. SiC-Based Active Quasi-Z-Source Inverter with Improved PWM Control Strategy. *IET Power Electron.* **2019**, *12*, 3810–3821. [[CrossRef](#)]

70. Nguyen, M.K.; Duong, T.D.; Lim, Y.C.; Choi, J.H. High Voltage Gain Quasi-Switched Boost Inverters with Low Input Current Ripple. *IEEE Trans. Ind. Inform.* **2018**, *15*, 4857–4866. [[CrossRef](#)]
71. Erginer, V.; Sarul, M.H. A novel reduced leakage-current modulation technique for Z source inverter used in photovoltaic systems. *IET Power Electron.* **2014**, *7*, 496–502. [[CrossRef](#)]
72. Guo, X.; Yang, Y.; He, R.; Wang, B.; Blaabjerg, F. Leakage current reduction of three phase Z source three level four leg inverter for transformerless PV system. *IEEE Trans. Power Electron.* **2019**, *34*, 6299–6308. [[CrossRef](#)]
73. Guo, X.; Yang, Y.; He, R.; Wang, B.; Blaabjerg, F. Transformerless Z source four leg PV inverter with leakage current reduction. *IEEE Trans. Power Electron.* **2019**, *34*, 4343–4352. [[CrossRef](#)]
74. Bradaschia, F.; Cavalcanti, M.C.; Ferraz, P.E.P.; Neves, F.A.S. Modulation for three phase transformerless Z source inverter to reduce leakage currents in photovoltaic systems. *IEEE Trans. Ind. Electron.* **2011**, *58*, 5385–5395. [[CrossRef](#)]
75. Ferraz, P.E.P.; Bradaschia, F.; Cavalcanti, M.C.; Neves, F.A.S.; Azevedo, G.M.S. A modified Z-source inverter topology for stable operation of transformerless photovoltaic systems with reduced leakage currents. In Proceedings of the XI Brazilian Power Electronics Conference, Natal, Brazil, 11–15 September 2011; pp. 615–622.
76. Liu, W.; Yang, Y.; Kerekes, T. Modified Quasi-Z-Source Inverter with Model Predictive Control for Constant Common-Mode Voltage. In Proceedings of the ICPE-ECCE Asia, Busan, Korea, 27–30 May 2019; pp. 1–6.
77. Liu, W.; Yang, Y.; Kerekes, T.; Liivik, E.; Vinnikov, D.; Blaabjerg, F. Common-Mode Voltage Analysis and Reduction for the Quasi-Z-Source Inverter with a Split Inductor. *Appl. Sci.* **2020**, *10*, 8713. [[CrossRef](#)]
78. Noroozi, N.; Zolghadri, M.R. Three phase quasi Z source inverter with constant common mode voltage for photovoltaic application. *IEEE Trans. Ind. Electron.* **2018**, *65*, 4790–4798. [[CrossRef](#)]
79. Noroozi, N.; Yaghoubi, M.; Zolghadri, M.R. A modulation method for leakage current reduction in a three phase grid tie quasi Z source inverter. *IEEE Trans. Power Electron.* **2019**, *34*, 5439–5450. [[CrossRef](#)]
80. Duong, T.D.; Nguyen, M.K.; Tran, T.T.; Lim, Y.C.; Choi, J.H.; Wang, C. Modulation Techniques for a Modified Three-Phase Quasi-Switched Boost Inverter with Common-Mode Voltage Reduction. *IEEE Access* **2020**, *8*, 160670–160683. [[CrossRef](#)]
81. Nguyen, M.K.; Choi, Y.O. Modulation Technique for Modified Active Quasi-Z-Source Inverter with Common-Mode Voltage Reduction. *Electronics* **2021**, *10*, 2968. [[CrossRef](#)]
82. Duong, T.D.; Nguyen, M.K.; Tran, T.T.; Vo, D.V.; Lim, Y.C.; Choi, J.H. Three-Phase Impedance-Source Inverter with Common-Mode Voltage Reduction. *IEEE Access* **2021**, *9*, 164510–164519. [[CrossRef](#)]
83. Kharan, S.; Akash, S.; Rajeev, K.S. Transformerless Common Ground Quasi-Z-Source Three Phase Inverter for PV Applications. In Proceedings of the IECON 2020 The 46th Annual Conference of the IEEE Industrial Electronics Society, Singapore, 18–21 October 2020; pp. 1935–1940.