## Article

# Analysis and Verification of a Wide Input Voltage PWM Converter with Variable Windings 

Bor-Ren Lin * and Ji-Wei Chang<br>Department of Electrical Engineering, National Yunlin University of Science and Technology, Yunlin 640, Taiwan; m10612045@yuntech.edu.tw<br>* Correspondence: linbr@yuntech.edu.tw; Tel.: +886-9123-12281

Received: 4 March 2020; Accepted: 30 March 2020; Published: 2 April 2020


#### Abstract

A three-leg pulse-width modulation converter with auxiliary windings is provided and investigated to realize wide voltage operation and zero voltage switching characteristics on power switches. The presented converter has three converter legs on the input-side and two sets of winding turns on the output-side. Owing to the on/off states of the three converter legs and the two sets of secondary winding turns, the proposed converter can be operated under three different equivalent circuits to have wide input voltage operation from $30 \mathrm{~V} \sim 240 \mathrm{~V}\left(V_{i n, \max }=8 V_{i n, \min }\right)$. Compared with the multi-stage converters to realize wide input voltage operation, the proposed circuit topology has fewer circuit components and a simple control algorithm. Conventional duty cycle control with phase-shift between each converter leg is adopted to regulate load voltage and also accomplish zero voltage switching on active switches. The presented three-leg converter is tested with a laboratory circuit. Finally, experiments testify to the performance and validity of the presented converter.


Keywords: pulse-width modulation; zero voltage switching; power converters; three-leg converters

## 1. Introduction

Renewable energy sources are widely developed and investigated to lessen fossil fuel demand and reduce air pollution. From many renewable power sources, solar or wind power is more attractive due to the cost effectiveness. Power electronics play a more and more important role to convert the unstable input voltage from solar panels and wind generators to a stable direct-current (DC) or alternative-current (AC) voltage. Power electronics have been developed for low power (such as personal computer power units, battery chargers, consumer electronics, and solid-state lighting systems) and medium power applications (such as server power units, DC micro grid power conversion, and renewable energy power conversion). Due to the wide deviation of wind speed or solar intensity, the output voltage of wind generators or photovoltaic panels is not constant. The maximum output voltage versus minimum output voltage of the solar panels may be greater than 4:1. Conventional DC converters with wide voltage operation [1-7] for wind and solar power conversion are based on the circuit topologies of series-parallel connection or multi-stage conversion. However, the multi-stage circuit structure will result in low circuit efficiency and reliability. The wide voltage DC converters were studied in [8-12] to have soft switching operation and high efficiency. However, the complicated control scheme is the main drawback for these circuit topologies. The series and parallel resonant converters have been developed for lighting and industry applications [13,14]. The switching frequency of the resonant converters are dependent on the load conditions. The power switches turn on under zero voltage. Therefore, the switching losses are improved under high frequency operation. Compared with series or parallel resonant converters, the LLC (inductor-inductor-capacitor) resonant converters [15-18] are more attractive in consumer and industry applications such as server power and power units in personal computers and plug-in hybrid electric vehicles. Unfortunately, the narrow voltage range and
wide switching frequency range are the main drawbacks of the LLC converters. For photovoltaic and fuel cell power applications, the solar panel or fuel cell output is a variable voltage that is related to the solar intensity. The low power units of railway systems, the input voltage of DC converters for motor drive controllers, lighting systems, electric door systems, and braking systems may be variated from 24 V to 110 V . For hybrid electric vehicle or electric vehicle systems, the output voltage of battery chargers is varied between 200 V and 450 V . Therefore, the wide voltage DC converters [19-21] have been developed as the interface circuits to convert the solar power to electric power. In [21], the PWM converter was presented with two transformers and one alternating current switch to achieve $4: 1$ ( $V_{\text {in, } \max }=4 V_{\text {in, min }}$ ) input voltage operation capability. Four operating circuits can be controlled [21] to realize wide voltage operation. However, the control algorithm in [21] was not easy to implement with the commercial analog integrated circuit. For remote control demand in stand-alone solar power systems, the wide voltage DC converter is needed to supply the necessary power for the control system, and the input voltage range of power units for controller demand is normally more than 4:1 ( $V_{\text {in, } \max } \geq$ $4 V_{\text {in,min }}$ ). Therefore, the circuit topologies in [19-21] cannot achieve this wide voltage demand.

This paper proposes a three-leg DC converter with auxiliary winding turns to accomplish low switching loss and wide voltage operation ( $30 \mathrm{~V} \sim 240 \mathrm{~V}$ ). According to the different winding turns, there are three sub-circuits in the present converter to obtain three different voltage gains. Thus, the wide voltage operation is achieved in the presented pulse width modulation (PWM) converter. Three converter legs are used on the high voltage side to achieve $4: 1$ voltage range operation, and two secondary winding sets are used on the low voltage side to realize the other 2:1 voltage range operation. Two voltage comparators are employed in the control circuit to select the different primary and secondary turns and voltage gains. The reference voltages of the two voltage comparators are designed at 60 V and 120 V . Therefore, the presented converter can achieve $8: 1(30 \mathrm{~V} \sim 240 \mathrm{~V})$ wide voltage operation. Compared with the former wide voltage DC converter, the presented converter has a wider voltage range operation and is easier to implement with an analog or digital control circuit. The description of the presented circuit is discussed in Section 2. Three operation ranges of the presented circuit are provided in Section 3. The circuit characteristics and design procedures of the studied converter are demonstrated in Section 4. Experimental verifications are demonstrated in Section 5. Finally, the conclusions are discussed in Section 6.

## 2. Description of the Presented Converter

The proposed circuit topology is provided in Figure 1. As can be noted, three converter legs and one AC switch (two MOSFETs (metal-oxide-semiconductor field-effect transistor) connected by a back-to-back structure) are used on the input-side, and two sets of secondary winding turns and two AC switches are used on the output-side. The magnetic transformer with two primary turns $n_{p}$ and two different secondary turns $n_{s 1}$ and $n_{s 2}$ is used in the proposed circuit topology. Switch $S_{1}$ is on or off to select the full-bridge circuit with the larger primary turns $2 n_{p}\left(S_{1}\right.$ on, $Q_{3}$ and $Q_{4}$ off) or less primary turns $n_{p}\left(S_{1}, Q_{5}\right.$, and $Q_{6}$ off) on the input-side. Two AC switches $S_{2}$ and $S_{3}$ are on/off on the output-side to select the secondary turns $n_{s 1}$ or $n_{s 1}+n_{s 2}$ connected to the output inductor. According to the on/off states of $S_{1} \sim S_{3}$ and $Q_{1} \sim Q_{6}$, the presented three-leg PWM converter has three different equivalent circuits (Figure 2) under three voltage ranges: low voltage range ( $V_{i n, \text { min }}-2 V_{i n, \text { min }}$ ), medium voltage range $\left(2 V_{i n, \min }-4 V_{i n, \text { min }}\right)$, and high voltage range ( $4 V_{i n, \min }-8 V_{i n, \min }$ ). For low voltage operation, the equivalent circuit is given in Figure 2a. It can be seen that switches $S_{1}, S_{2}, Q_{5}$, and $Q_{6}$ are off and $S_{3}$ is on. Since the phase-shift PWM scheme is adopted to generate the PWM signals of $Q_{1} \sim Q_{4}$, the equivalent full-bridge converter $\left(Q_{1} \sim Q_{4}, L_{r 1}, T, D_{3}, D_{4}, L_{0}\right.$, and $\left.C_{o}\right)$ with transformer turns-ratio $N_{L}=n_{p} /\left(n_{s 1}+n_{s 2}\right)$ is operated to achieve high voltage gain $G_{L}=V_{o} / V_{i n . L}=2 d_{e f f} / N_{L}$, where $V_{\text {in. } L}$ denotes $V_{\text {in }}$ in the low input voltage range and $d_{\text {eff }}$ is the effective duty cycle of the full-bridge converter. Figure 2 b gives the equivalent circuit of the proposed converter under the medium input voltage range $V_{\text {in.M }}=2 V_{i n, \min }-4 V_{i n, \min } . Q_{3}, Q_{4}$, and $S_{2}$ are in the off-state, and $S_{1}$ and $S_{3}$ are in the on-state. The equivalent circuit with components $Q_{1}, Q_{2}, Q_{5}, Q_{6}, L_{r 1}, L_{r 2}, D_{3}, D_{4}, L_{0}, C_{0}$, and $T$ with turns-ratio
$N_{M}=2 n_{p} /\left(n_{s 1}+n_{s 2}\right)$ is adopted for the medium voltage range to achieve the low voltage gain $G_{M}=$ $V_{o} / V_{i n . M}=2 d_{e f f} / N_{M}$. Figure 2c provides the equivalent circuit for high voltage range operation $\left(V_{i n, H}=\right.$ $4 V_{\text {in, } \min }-8 V_{\text {in,min }}$ ). The switches $Q_{3}, Q_{4}$, and $S_{3}$ are in the off-state, and $S_{1}$ and $S_{2}$ are in the on-state. The equivalent circuit shown in Figure 2c has voltage gain $G_{H}=V_{o} / V_{i n . H}=2 d_{e f f} / N_{H}$, where $N_{H}=$ $2 n_{p} / n_{s 1}$. According to the above discussion, the proposed converter can be operated at three different input voltage ranges by proper selection of the on/off states of $Q_{1}-Q_{6}$ and $S_{1}-S_{3}$ to achieve wide voltage operation from $V_{i n, \text { min }}$ to $8 V_{\text {in,min }}$.


Figure 1. Circuit structure of the developed converter.


Figure 2. Equivalent circuit of the proposed converter for (a) low voltage range, (b) medium voltage range, and (c) high voltage range.

## 3. The Principle of Operation

### 3.1. Low Voltage Operation ( $S_{3}$ on; $Q_{5}, Q_{6}, S_{1}, S_{2}$ off)

When $V_{i n, \min } \leq V_{i n}<2 V_{i n, \min }$, the active switches $Q_{5}, Q_{6}, S_{1}$, and $S_{2}$ are off and $S_{3}$ is on. The proposed converter has $n_{p}$ primary winding turns and $n_{s 1}+n_{s 2}$ secondary winding turns in Figure 2a. In the presented circuit, it is assumed that $L_{m 1}$ and $L_{m 2}>L_{r 1}$ and $L_{r 2}, C_{Q 1}=\ldots=C_{Q 6}=$ $C_{o s s}$, and $n_{s 1}=n_{s 2}$. Figure 3a demonstrates the main voltage and current waveforms under low voltage operation. The voltage gain of the presented converter for low voltage operation is $G_{L}=2 d_{e f f} / N_{L}=$ $4 n_{s 1} d_{\text {eff }} / n_{p}$. There are ten operation modes in every one switching period. Figure $3 \mathrm{~b}-\mathrm{k}$ gives these ten equivalent operating circuits. Since the PWM waveforms are symmetrical between Modes 1-5 and Modes 6-10, only the circuit operations of Modes 1-5 are examined in the following discussion.

Mode $1\left[t_{0}, t_{1}\right]$ : Mode 1 begins at $t=t_{0}$ when $Q_{1}$ and $Q_{4}\left(Q_{2}\right.$ and $\left.Q_{3}\right)$ are active (inactive) on the input-side and $D_{3}$ conducts on the output-side. The input current flows through the components $Q_{1}, T$, $L_{r 1}$, and $Q_{4}$, and the output current flows through the components $T, D_{3}, L_{0}$, and $C_{0}$. The magnetizing voltage $v_{L m 1} \approx V_{\text {in }}$ (due to $L_{m 1} \gg L_{r 1}$ ) and $v_{L o} \approx V_{i n} / N_{L}-V_{o}$. Thus, $i_{L r 1}$ and $i_{L o}$ are calculated as:

$$
\begin{gather*}
i_{L r 1}(t)=i_{L r 1}\left(t_{0}\right)+\left(V_{\text {in }}-N_{L} V_{o}\right)\left(t-t_{0}\right) /\left(N_{L}^{2} L_{o}\right)  \tag{1}\\
i_{L o}(t)=i_{L o}\left(t_{0}\right)+\left(V_{\text {in }} / N_{L}-V_{o}\right)\left(t-t_{0}\right) / L_{o} \tag{2}
\end{gather*}
$$

Therefore, $i_{L r 1}$ and $i_{L o}$ increase in Mode 1, and $v_{C Q 2}=v_{C Q 3}=V_{i n}$ and $v_{D 4}=2 V_{i n} / N_{L}$.


Figure 3. Cont.

(d)

(f)

(h)

(e)

(g)

(i)

Figure 3. Cont.


Figure 3. PWM waveforms and equivalent circuits at low voltage range operation: (a) PWM voltage and current waveforms for (b) Mode 1, (c) Mode 2, (d) Mode 3, (e) Mode 4, (f) Mode 5, (g) Mode 6, (h) Mode 7, (i) Mode 8, (j) Mode 9, and (k) Mode 10.

Mode $2\left[t_{1}, t_{2}\right]$ : Mode 2 begins at $t_{1}$ when $Q_{1}$ turns off. The primary current $i_{L r 1}$ at time $t_{1}$ is positive. Therefore, the output capacitors $C_{Q 1}$ and $C_{Q 2}$ of switches $Q_{1}$ and $Q_{2}$ charge from 0 V and discharged from $V_{i n}$, respectively. If the inductor energy $\left(L_{r 1}+N_{L}^{2} L_{o}\right) i_{L r 1}^{2}\left(t_{1}\right)$ is greater than the capacitor energy $2 C_{\text {oss }} V_{\text {in }}^{2}$, then the capacitor $C_{Q 2}$ is discharged to zero voltage at $t=t_{2}$. The time interval of this mode is given in Equation (3).

$$
\begin{equation*}
\Delta t_{12}=2 C_{\text {oss }} V_{\text {in }} / i_{\text {Lr1 }}\left(t_{1}\right) \approx 2 N_{L} C_{\text {oss }} V_{\text {in }} / i_{\text {Lo }}\left(t_{1}\right) \tag{3}
\end{equation*}
$$

The dead time $t_{d}$ between the PWM signals of $Q_{1}$ and $Q_{2}$ must be greater than $\Delta t_{12}$ to accomplish the soft switching turn-on of $Q_{2}$.

Mode $3\left[t_{2}, t_{3}\right]$ : The inductor current $i_{L r 1}>0$, and $v_{\mathrm{CQ} 2}=0$ at $t_{2}$. The body diode $D_{Q 2}$ of switch $Q_{2}$ is conducting, and $Q_{2}$ can be turned on after time $t_{2}$ to achieve soft switching turn-on. The primary current $i_{L r 1}$ is flowing the components $Q_{2}, T, L_{r 1}$, and $Q_{4}$, and $v_{L m 1}=0$. The secondary-side diodes $D_{3}$ and $D_{4}$ are both conducting, $v_{L o}=-V_{o}$, and $i_{L o}$ decreases in this mode. The inductor currents are given as:

$$
\begin{gather*}
i_{L r 1}(t) \approx i_{L r 1}\left(t_{2}\right)-\left(V_{Q 2, \text { drop }}+V_{Q 4, d r o p}\right)\left(t-t_{2}\right) / L_{r 1}  \tag{4}\\
i_{L o}(t)=i_{L o}\left(t_{2}\right)-\left(V_{o}\right)\left(t-t_{2}\right) / L_{o} \tag{5}
\end{gather*}
$$

where $V_{Q 2 \text {,drop }}$ and $V_{Q 4, \text { drop }}$ are the voltage drop on switches $Q_{2}$ and $Q_{4}$, respectively. The diode currents $i_{D 3}\left(i_{D 4}\right)$ decrease (increase), and the slopes of the diode currents are calculated as:

$$
\begin{equation*}
d i_{D 4}(t) / d t=-d i_{D 3}(t) / d t=N_{L}\left(V_{Q 2, d r o p}+V_{Q 4, \text { drop }}\right) / 2 L_{r 1} \tag{6}
\end{equation*}
$$

Mode $4\left[t_{3}, t_{4}\right]$ : Mode 4 starts at time $t_{3}$ when the lagging switch $Q_{4}$ turns off. The primary current $i_{L r 1}$ at time $t_{3}$ is positive. Therefore, the output capacitor $C_{Q 3}\left(C_{Q 4}\right)$ of switch $Q_{3}\left(Q_{4}\right)$ is discharged (charged) from $V_{\text {in }}(0 \mathrm{~V})$. Due to $D_{3}$ and $D_{4}$ conducting in Mode 4, it can obtain $v_{L m 1}=0$. If the inductor energy $L_{r 1} i_{L r 1}^{2}\left(t_{3}\right)$ is greater than the energy $2 C_{o s s} V_{i n^{\prime}}^{2}$, then it can obtain $v_{C Q 3}\left(t_{4}\right)=0$. The time interval of this mode is given in Equation (7).

$$
\begin{equation*}
\Delta t_{34}=2 C_{o s s} V_{\text {in }} / i_{L r 1}\left(t_{3}\right) \tag{7}
\end{equation*}
$$

The dead time $t_{d}$ between the PWM signals of $Q_{3}$ and $Q_{4}$ must be greater than $\Delta t_{34}$ to accomplish soft switching turn-on of $Q_{3}$.

Mode $5\left[t_{4}, t_{5}\right]$ : At $t=t_{4}, i_{L r 1}>0$, and $v_{C Q 3}=0$. The body diode $D_{Q 3}$ of the lagging-leg switch $Q_{3}$ is forward biased. After time $t_{4}, Q_{3}$ turns on under zero voltage. The $D_{3}$ and $D_{4}$ are still conducting
in this mode. The leg voltage $v_{a b}=-V_{i n}$ and the inductor voltage $v_{L r 1} \approx-V_{i n}$, so that $i_{L r 1}$ decreases. In Mode 5, $i_{D 3}\left(i_{D 4}\right)$ decreases (increases). The slopes of $i_{D 3}$ and $i_{D 4}$ are expressed as:

$$
\begin{equation*}
d i_{D 4}(t) / d t=-d i_{D 3}(t) / d t \approx N_{L} V_{i n} / 2 L_{r 1} \tag{8}
\end{equation*}
$$

The diode current $i_{D 3}$ is decreased to zero at time $t_{5}$, and the time duration of Mode 5 is calculated as:

$$
\begin{equation*}
\Delta t_{45}=2 L_{r 1} I_{o} /\left(N_{L} V_{\text {in }}\right) \tag{9}
\end{equation*}
$$

The duty cycle loss in this mode is obtained as:

$$
\begin{equation*}
d_{l o s s, 5}=\Delta t_{45} / T_{s w}=2 L_{r 1} I_{o} /\left(N_{L} V_{i n} T_{s w}\right) \tag{10}
\end{equation*}
$$

where $T_{s w}$ is the switching period of PWM waveforms. After the time $t_{5}$, the converter operation goes to the next half switching period.

### 3.2. Medium Voltage Operation ( $S_{1}, S_{3}$ on; $Q_{3}, Q_{4}, S_{2}$ off)

When $V_{\text {in }}$ is in the medium voltage range ( $2 V_{\text {in,min }} \leq V_{\text {in }}<4 V_{\text {in, min }}$ ), $S_{1}$ and $S_{3}$ are in the on-state and $Q_{3}, Q_{4}$, and $S_{2}$ are in the off-state (Figure 2 b ). The proposed converter has $2 n_{p}$ primary winding turns and $n_{s 1}+n_{s 2}$ secondary winding turns in Figure 2b. The voltage gain for medium voltage operation is $G_{M}=2 d_{e f f} / N_{M}=2 n_{s 1} d_{e f f} / n_{p}$. Comparing the voltage gains $G_{L}$ and $G_{M}$, it can be noted that $G_{L}=2 G_{M}$. Figure 4a demonstrates the main voltage and current waveforms under medium voltage operation. There are ten operation modes in every one switching period. Figure $4 b-\mathrm{k}$ gives these ten equivalent operating circuits. Since the PWM waveforms are symmetrical for each half switching cycle, only the circuit operations of Modes 1-5 are discussed in the following.

Mode $1\left[t_{0}, t_{1}\right]: Q_{1}, Q_{6}$, and $D_{3}$ conduct at time $t_{0}$. The input current flows through $Q_{1}, T, L_{r 1}, L_{r 2}$, and $Q_{6}$, and the output current flows through $T, D_{3}, L_{0}$, and $C_{0}$. The magnetizing voltage $v_{L m 1}+v_{L m 2}$ $\approx V_{\text {in }}$ due to $L_{m 1}+L_{m 2} \gg L_{r 1}+L_{r 2}$. Since $v_{L o} \approx V_{i n} / N_{M}-V_{o}>0, i_{L r 1}$ and $i_{L o}$ both increase linearly, and $i_{L r 1}(t)=i_{L r 2}(t) \approx i_{L o}(t) / N_{M}$. The drain-to-source voltages of $Q_{2}$ and $Q_{5}$ are equal to $V_{i n}$, and the diode voltage $v_{D 4}=2 V_{i n} / N_{M}$.

(a)

Figure 4. Cont.


Figure 4. Cont.


Figure 4. PWM waveforms and equivalent circuits at medium voltage range operation: (a) PWM voltage and current waveforms for (b) Mode 1, (c) Mode 2, (d) Mode 3, (e) Mode 4, (f) Mode 5, (g) Mode 6, (h) Mode 7, (i) Mode 8, (j) Mode 9, and (k) Mode 10.

Mode $2\left[t_{1}, t_{2}\right]$ : At time $t=t_{1}$, the leading-leg switch $Q_{1}$ is turned off. $i_{L r 1}$ is positive, and $C_{Q 2}$ is discharged from $V_{i n}$. If the inductor energy $\left(L_{r 1}+L_{r 2}+N_{M}^{2} L_{o}\right) i_{L r 1}^{2}$ at time $t_{1}$ is greater than the capacitor energy $2 C_{\text {oss }} V_{i n}^{2}$, then $C_{Q 2}$ can be discharged to zero voltage at time $t_{2}$.

Mode $3\left[t_{2}, t_{3}\right]$ : Since $v_{\mathrm{CQ}_{2}}\left(t_{2}\right)=0$ and $i_{L r 1}\left(t_{2}\right)>0$, the body diode $D_{Q_{2}}$ conducts, and the leading-leg switch $Q_{2}$ can be turned on under zero voltage. The leg voltage $v_{a c}=0$ and the primary-side and secondary-side voltages of transformer $T$ are zero voltage. Thus, $D_{3}$ and $D_{4}$ both conduct. Therefore, $v_{L o}$ equals $-V_{o}$, and $i_{L o}$ is decreasing.

Mode $4\left[t_{3}, t_{4}\right]$ : Since $Q_{6}$ is turned off at time $t_{3}$ and $i_{L r 1}\left(t_{3}\right)>0, C_{Q 5}$ is discharged. The magnetizing voltages $v_{L m 1}=v_{L m 2}=0$. If the inductor energy $\left(L_{r 1}+L_{r 2}\right) i_{L r 1}^{2}\left(t_{3}\right)>2 C_{o s s} V_{i n^{\prime}}^{2}$ then $v_{C Q 5}$ will reach zero voltage at time $t_{4}$.

Mode $5\left[t_{4}, t_{5}\right]$ : Since $v_{C Q 5}\left(t_{4}\right)=0$ and $i_{L r 1}\left(t_{4}\right)>0$, the body diode $D_{Q 5}$ conducts, and $Q_{5}$ can turn on at $t_{4}$ under zero voltage. In this mode, $v_{a c}=-V_{i n}$ and $v_{L m 1}=v_{L m 2}=0$ due to $D_{3}$ and $D_{4}$ conducting. $v_{L r 1}+v_{L r 2}=-V_{i n}$, and $i_{L r 1}$ decreases. At time $t_{5}, i_{D 3}$ is decreased to zero. Then, the converter operation goes to the next half switching period.

### 3.3. High Voltage Operation ( $S_{1}, S_{2}$ on; $Q_{3}, Q_{4}, S_{3}$ off)

When $4 V_{\text {in,min }}<V_{\text {in }}<8 V_{\text {in,min }}, S_{1}$ and $S_{2}$ are turned on and $Q_{3}, Q_{4}$ and $S_{3}$ are turned off (Figure 2c). This equivalent circuit has $2 n_{p}$ primary turns and $n_{s 1}$ secondary turns, and the voltage gain $G_{H}=$ $2 d_{\text {eff }} / N_{H}=n_{s 1} d_{e f f} / n_{p}$. Comparing the voltage gains $G_{L}, G_{M}$, and $G_{H}$, it can be noted that $G_{L}>G_{M}>$ $G_{H}$. Figure 5a demonstrates the main voltage and current waveforms under high voltage operation. Figure $5 \mathrm{~b}-\mathrm{k}$ gives these ten equivalent operating circuits. Since the PWM waveforms are symmetrical for each half switching cycle, only the circuit operations of Modes 1-5 are discussed in the following.


Figure 5. Cont.


Figure 5. PWM waveforms and equivalent circuits at high voltage range operation: (a) PWM voltage and current waveforms for (b) Mode 1, (c) Mode 2, (d) Mode 3, (e) Mode 4, (f) Mode 5, (g) Mode 6, (h) Mode 7, (i) Mode 8, (j) Mode 9, and (k) Mode 10.

Mode $1\left[t_{0}, t_{1}\right]$ : At $t=t_{1}, D_{1}, Q_{1}$ and $Q_{6}$ conduct. $i_{L r 1}$ flows through $Q_{1}, T, L_{r 1}, L_{r 2}$, and $Q_{6}$ on the primary-side of transformer $T$. $i_{L o}$ flows through $D_{1}, L_{0}$, and $C_{0}$ on the secondary-side of $T$. Since $v_{L o} \approx$ $V_{i n} / N_{H}-V_{o}>0, i_{L r 1}$ and $i_{L o}$ both increase linearly in this mode. The drain-to-source voltages $v_{\mathrm{CQ} 2}=$ $v_{C Q 5}=V_{i n}$, and the diode voltage $v_{D 2}=2 V_{i n} / N_{H}$.

Mode 2 [ $t_{1}, t_{2}$ ]: $Q_{1}$ turns off at time $t_{1}$. Due to $i_{L r 1}$ being positive, $i_{L r 1}$ discharges $C_{Q 2}$ from $V_{i n}$. If the inductor energy $\left(L_{r 1}+L_{r 2}+N_{H}^{2} L_{o}\right) i_{L r 1}^{2}$ at $t_{1}$ is greater than the capacitor energy $2 C_{o s s} V_{i n^{\prime}}^{2}$ then $v_{\mathrm{CQ} 2}$ will be decreased to zero voltage at $t_{2}$.

Mode 3 [ $t_{2}, t_{3}$ ]: Since $v_{\mathrm{CQ} 2}\left(t_{2}\right)=0$ and $i_{L r 1}\left(t_{2}\right)>0$, the body diode $D_{Q 2}$ is forward biased. Thus, the leading-leg switch $Q_{2}$ turns on at time $t_{2}$ under zero voltage. In this mode, $v_{a c}=0$, and the primary winding and secondary winding voltages equal zero voltage. The diodes $D_{1}$ and $D_{2}$ both conduct so that $v_{L o}$ equals $-V_{o}$ and $i_{L o}$ is decreased.

Mode $4\left[t_{3}, t_{4}\right]$ : At time $t_{3}$, the lagging-leg switch $Q_{6}$ turns off. $i_{L r 1}\left(t_{3}\right)$ discharges $C_{Q 5}$ from $V_{i n}$. Since $D_{3}$ and $D_{4}$ still conduct, it can obtain $v_{L m 1}=v_{L m 2}=0$. If the energy $\left(L_{r 1}+L_{r 2}\right) i_{L r 1}^{2}\left(t_{3}\right)>2 C_{o s s} V_{i n}^{2}$, then $V_{C Q 5}=0$ at the end of this mode.

Mode $5\left[t_{4}, t_{5}\right]$ : At time $t_{4}, v_{C Q 5}=0 . i_{L r 1}\left(t_{4}\right)>0$, and the body diode $D_{Q 5}$ conducts. The lagging-leg switch $Q_{5}$ can be turned on at time $t_{4}$ under zero voltage. Since $v_{a c}=-V_{i n}$ and $v_{L m 1}=v_{L m 2}=0, i_{L r 1}$ is decreased. At $t_{5}, i_{D 1}=0$. Then, the converter operation goes to the next half switching period.

## 4. Converter Characteristics and Design Considerations

According to the different turns-ratio of the transformer, the presented converter has three equivalent circuits. Three back-to-back MOSFETs are used in the presented circuit to have wide input voltage operation. Based on the flux balance on the output inductor, the load voltage is calculated in Equation (11).

$$
V_{o}=\left\{\begin{array}{cc}
2 d_{e f f} V_{i n}\left(n_{s 1}+n_{s 2}\right) / n_{p}=4 d_{e f f} V_{i n} n_{s 1} / n_{p}, & V_{\text {in, min }}<V_{i n}<2 V_{i n, \text { min }}  \tag{11}\\
d_{e f f} V_{i n}\left(n_{s 1}+n_{s 2}\right) / n_{p}=2 d_{e f f} V_{i n} n_{s 1} / n_{p}, 2 V_{\text {in,min }}<V_{\text {in }}<4 V_{\text {in }, \text { min }} \\
d_{e f f} V_{\text {in }} n_{s 1} / n_{p}, & 4 V_{\text {in,min }}<V_{\text {in }}<8 V_{\text {in }, \text { min }}
\end{array}\right.
$$

The average diode currents $I_{D 1}=\ldots=I_{D 4}=I_{o} / 2$. The voltage ratings of $D_{1} \sim D_{4}$ are $V_{D 1, \text { rating }}=$ $V_{D 2, \text { rating }}=\left(V_{i n, \max } n_{s 1}\right) / n_{p}$ and $V_{D 3, \text { rating }}=V_{D 4, \text { rating }}=V_{i n, \max }\left(n_{s 1}+n_{s 2}\right) / n_{p}$. The voltage ratings of $Q_{1}$ $\sim Q_{6}$ and $S_{1} \sim S_{3}$ are $V_{Q 1, \text { rating }}=\ldots=V_{Q 6, \text { rating }}=V_{i n, \max }, V_{S 1, \text { rating }}=V_{\text {in, } \max } n_{s 2} /\left(2 n_{p}\right)$, and $V_{S 2, \text { rating }}=$ $V_{S 3, \text { rating }}=V_{i n, \max } n_{s 2} /\left(2 n_{p}\right)$. The average switch currents $I_{S 2, a v}=I_{S 2, a v}=I_{0}$. If the maximum duty cycle loss in Equation (10) is given, then the maximum primary inductances $L_{r 1}$ and $L_{r 2}$ are derived as:

$$
\begin{equation*}
L_{r 1}=L_{r 2}<n_{p} V_{i n, \min } d_{l o s s, 5, \max } T_{s w} / 4 n_{s 1} I_{o} \tag{12}
\end{equation*}
$$

The inductance $L_{o}$ is derived in Equation (13) under the maximum input voltage and minimum effective duty cycle.

$$
\begin{equation*}
L_{o}=\left(V_{i n, \max } / N_{H}-V_{o}\right) d_{e, \min } T_{s w} / \Delta i_{L o}=V_{o}\left(0.5-d_{e, \min }\right) T_{s w} / \Delta i_{L o} \tag{13}
\end{equation*}
$$

A 420 W prototype is illustrated as a design example to obtain the circuit parameters. The operating low input voltage range $V_{i n, L}$ is from 30 V to 60 V ; the medium input voltage range $V_{i n, M}$ is from 60 V to 120 V ; and the high voltage range $V_{i n, H}$ is from 120 V to 240 V . The output voltage $V_{o}$ is 12 V . The PWM switching frequency of $Q_{1}-Q_{6}$ is 100 kHz . If $30 \mathrm{~V} \leq V_{\text {in }}<60 \mathrm{~V}, S_{1}, S_{2}, Q_{5}$, and $Q_{6}$ are off and $S_{3}$ is on. The voltage gain of the converter is $G_{L}=4 d_{\text {eff }} n_{S 1} / n_{p}$. If $60 \mathrm{~V} \leq V_{\text {in }}<120 \mathrm{~V}, S_{2}, Q_{3}$, and $Q_{4}$ are off and $S_{1}$ and $S_{3}$ are on. The voltage gain of the converter is $G_{M}=2 d_{e f f} n_{S 1} / n_{p}$. If $120 \mathrm{~V} \leq V_{\text {in }}<$ $240 \mathrm{~V}, S_{3}, Q_{3}$, and $Q_{4}$ are off and $S_{1}$ and $S_{2}$ are on. The voltage gain of the proposed circuit is $G_{H}=$ $d_{e f f} n_{S 1} / n_{p}$. In order to prevent the control signal oscillation at the transition voltages 60 V and 120 V , the Schmitt trigger circuits with $\pm 5 \mathrm{~V}$ voltage tolerance are used between three input voltage ranges. Thus, the actual voltage ranges are $V_{i n, L}=30 \mathrm{~V}-65 \mathrm{~V}, V_{i n, M}=55 \mathrm{~V}-125 \mathrm{~V}$, and $V_{i n, H}=115 \mathrm{~V}-240 \mathrm{~V}$. The circuit efficiency is assumed $90 \%$ at minimum input voltage and full road condition, and the maximum duty cycle $d_{\max }$ and maximum duty cycle loss $d_{l o s s, 5, \max }$ are assumed to be 0.45 and 0.15 , respectively, at minimum input voltage. Therefore, the maximum effective duty cycle $d_{e f f, \max }=d_{\max }-$ $d_{\text {loss }, 5, \max }=0.3$. The primary inductances $L_{r 1}$ and $L_{r 2}$ can be estimated as:

$$
\begin{equation*}
L_{r 1}=L_{r 2}=\eta V_{i n, \min }^{2} d_{l o s s, 5} d_{e f f, m a x} T_{s w} / 4 P_{o} \approx 0.9 \mu H \tag{14}
\end{equation*}
$$

From Equation (11), the turns-ratio $N_{L}$ is calculated as:

$$
\begin{equation*}
N_{L}=n_{p} / 2 n_{s 1}=2 d_{e f f, \max } V_{i n, \min } / V_{o} \approx 1.5 \tag{15}
\end{equation*}
$$

In the laboratory prototype, the primary and secondary turns of transformer $T$ are $n_{p}=12$ and $n_{s 1}$ $=n_{s 2}=4$. The magnetizing inductances $L_{m 1}=L_{m 2}=820 \mu \mathrm{H}$. Under the low input voltage range, it can obtain the minimum effective duty cycle $d_{\text {eff, min }}$ in Equation (16) at $V_{\text {in }}=65 \mathrm{~V}$.

$$
\begin{equation*}
d_{e f f, \min }=d_{e f f, \max } V_{i n, L, \min } / V_{i n, L, \max } \approx 0.14 \tag{16}
\end{equation*}
$$

The assumed ripple current $\Delta i_{L o}=3.5 \mathrm{~A}\left(10 \%\right.$ of the rated load current) at $V_{i n, L, \max }=65 \mathrm{~V}$. The output inductance $L_{o}$ is obtained as:

$$
\begin{equation*}
L_{o}=d_{e f f, \min } T_{s w}\left(V_{i n, L, \max } / N_{L}-V_{o}\right) / \Delta i_{L o} \approx 17 \mu H \tag{17}
\end{equation*}
$$

The output inductance $L_{0}=20 \mu \mathrm{H}$ is used in the prototype circuit. The maximum root-mean-squared (rms) currents of $Q_{1} \sim Q_{6}$ are approximated as $I_{o, \text { rated }} /\left(n_{L} \eta \sqrt{2}\right) \approx 18 \mathrm{~A}$. The maximum rating voltage of $Q_{1}-Q_{6}$ is equal to $V_{\text {in, } \max }=240 \mathrm{~V}$. Therefore, the MOSFETs IXTN80N30L2 with the $300 \mathrm{~V} / 80 \mathrm{~A} / 30 \mathrm{~m} \Omega$ rating are used for switches $Q_{1}-Q_{6}$ and $S_{1}$. The MOSFETs STD100N10F7 with $100 \mathrm{~V} / 80 \mathrm{~A} / 6.8 \mathrm{~m} \Omega$ ratings are used for switches $S_{2}$ and $S_{3}$. The synchronous rectifiers MOSFETs IXFH80N25X3 with $250 \mathrm{~V} / 80 \mathrm{~A} / 16 \mathrm{~m} \Omega$ ratings are used for diodes $D_{1}-D_{4}$ to further reduce conduction losses. The output capacitance $C_{0}=470 \mu \mathrm{~F} / 35 \mathrm{~V}$. The PWM generator UCC3895 is used to provide the PWM waveforms for $Q_{1}-Q_{6}$. The voltage regulator TL431 is used to regulate load voltage. The Schmitt comparators and logic gates are used to produce the on/off signals of $S_{1}-S_{3}$. Figure 6 provides the control blocks in the prototype circuit.


Figure 6. Control block of the studied converter.

## 5. Experimental Verifications

The components of the prototype circuit were obtained in the previous section. The experimental results are verified in this section to demonstrate the converter effectiveness. Figure 7 demonstrates the test waveforms for low voltage operation. The PWM waveforms $v_{Q 1, g}-v_{Q 4, g}$ at $V_{\text {in }}=30 \mathrm{~V}$ are provided in Figure 7a. The gate voltages of AC switches $S_{1}-S_{3}$ under $V_{i n}=30 \mathrm{~V}$ are given in Figure 7 b . One can observe that $S_{1}$ and $S_{2}$ are off and $S_{3}$ is on. Therefore, only the full-bridge converter with $Q_{1}-Q_{4}$ and diodes $D_{3}$ and $D_{4}$ are operated. Figure 7c provides the experimental results of $v_{a b}$ and $i_{L r 1}$ under $V_{\text {in }}=30 \mathrm{~V}$ input. The secondary-side diode currents at $V_{i n}=30 \mathrm{~V}$ are shown in Figure 7d. It can be obtained that $D_{1}$ and $D_{2}$ are in the off-state in the low input voltage operation. Similarly, the PWM waveforms $v_{Q 1, g}-v_{Q 4, g}, v_{S 1, g}-v_{S 3, g}, v_{a b}, i_{L r 1}$, and $i_{D 1}-i_{D 4}$ at $V_{i n}=63 \mathrm{~V}$ input are demonstrated in Figure $7 \mathrm{e}-\mathrm{h}$. From the test results in Figure $7 \mathrm{c}, \mathrm{g}$, one can observe that the leg voltage $v_{a b}$ has a large
duty cycle at $V_{\text {in }}=30 \mathrm{~V}$ compared to $V_{\text {in }}=63 \mathrm{~V}$. Therefore, the output inductor current $i_{\text {Lo }}$ has less ripple current $\Delta i_{L o}$ at 30 V input voltage than 63 V input voltage. This large ripple current at 63 V input can be observed in $i_{L r 1}$ in Figure 7 g and $i_{D 3}$ and $i_{D 4}$ in Figure 7 h . Figure 8 provides the measured waveforms of the converter for the medium voltage range operation and the rated power. For the medium input voltage range, $S_{1}$ and $S_{3}$ are conducting, $S_{2}, Q_{3}$, and $Q_{4}$ are turned off, and $D_{1}$ and $D_{2}$ are reverse biased. The gate voltages $v_{Q 1, \mathrm{~g}}, v_{Q 2, \mathrm{~g}}, v_{Q 5, \mathrm{~g}}$, and $v_{Q 6, \mathrm{~g}}$ are given in Figure 8 a , and the gate voltages of $S_{1}-S_{3}$ are shown in Figure 8 b under $V_{i n}=57 \mathrm{~V}$. The measured waveforms of $v_{a c}, i_{L r 1}$, and $i_{D 1}$ $-i_{D 4}$ are demonstrated in Figure $8 \mathrm{c}, \mathrm{d}$ under $V_{i n}=57 \mathrm{~V}$. Similarly, the measured waveforms of $Q_{1}, Q_{2}$, $Q_{5}, Q_{6}, S_{1}-S_{3}, v_{a c}, i_{L r 1}$, and $i_{D 1} \sim i_{D 4}$ are provided in Figure $8 \mathrm{e}-\mathrm{h}$ under $V_{i n}=123 \mathrm{~V}$. The measured results for the high voltage range are provided in Figure 9. For the high voltage range operation, $S_{1}$ and $S_{2}$ are on, $S_{3}$ is off, PWM switches $Q_{3}$ and $Q_{4}$ are off, and $D_{3}$ and $D_{4}$ are off. The turns-ratio $2 n_{p} / n_{s 1}$ of the transformer $T$ is operated in the high input voltage range. Figure 9 a-d gives the test results of $Q_{1}, Q_{2}, Q_{5}, Q_{6}, S_{1}-S_{3}, v_{a c}, i_{L r 1}$, and $i_{D 1} \sim i_{D 4}$ at $V_{i n}=117 \mathrm{~V}$. Similarly, the measured waveforms under $V_{\text {in }}=240 \mathrm{~V}$ are demonstrated in Figure 9e-h. The measured waveforms of $Q_{1}$ (leading-leg switch) are illustrated in Figure 10. From the test results in Figure 10, it is clear that the leading-leg switch $Q_{1}$ has the zero voltage switching turn-on characteristic from minimum to maximum input voltage and from $20 \%$ power to the rated power. Figure 11 gives the measured waveforms of $Q_{3}$ (lagging-leg switch) under 30 V input and $50 \%$ and $100 \%$ rated power. From Figure 11, it can be observed that $Q_{3}$ (lagging-leg switch) turns on under zero voltage from $50 \%$ rated power to full rated power. $Q_{5}$ and $Q_{6}$ are operated under medium and high input voltage ranges. Figure 12 gives the measured waveforms of $Q_{5}$ (lagging-leg switch) under $V_{\text {in }}=240 \mathrm{~V}$ and $50 \%$ and $100 \%$ rated power. One can observe that the leading-leg switch $Q_{5}$ turns on under zero voltage from $50 \%$ rated power to full rated power. Figure 13 demonstrates the measured efficiencies for different voltage ranges. Compared to the high input voltage range, the converter has large primary current and conduction losses under low input voltage range. Figure 14a gives the test results of the input voltage $V_{\text {in }}$ and the switching signals $v_{Q 3, g}$ and $v_{Q 4, g}$ between $V_{\text {in }}=30 \mathrm{~V}$ and $V_{i n}=80 \mathrm{~V}$ under full load operation. When $30 \mathrm{~V}<V_{i n}<60 \mathrm{~V}$, the converter is operated in the low input voltage range. The switches $Q_{3}$ and $Q_{4}$ are activated, and switch $S_{1}$ is off. When $V_{\text {in }}>60 \mathrm{~V}$ and $<80 \mathrm{~V}$, the converter is operated at the medium input voltage range. Therefore, $S_{1}$ is on, and $Q_{3}$ and $Q_{4}$ are off. Figure 14b provides the test results of $V_{i n}$ and $S_{2}$ between $V_{\text {in }}=65 \mathrm{~V}$ and $V_{i n}=150 \mathrm{~V}$ under full load operation. When $V_{i n}$ is increased from 65 V and greater than 120 V , the switch $S_{2}$ is turned on. Then, the converter is operated under the high input voltage range. If the $V_{\text {in }}$ is decreased from 150 V and less than 120 V , the switch $S_{2}$ is turned off, and the converter is operated under the medium input voltage range. Figure 14c shows the test waveforms of input and output voltages under full load. The input voltage is variated between 30 V (low input voltage range) and 200 V (high input voltage range). It is obvious that the load voltage is stable at 12 V output voltage.


Figure 7. Measured results under the low voltage range and full load: (a) switch waveforms $v_{Q 1, g} \sim$ $v_{Q 4, g}$ at $V_{i n}=30 \mathrm{~V},(\mathbf{b})$ AC switch waveforms $v_{S 1, g} \sim v_{S 3, g}$ at $V_{i n}=30 \mathrm{~V}$, (c) $v_{a b}$ and $i_{L r 1}$ at $V_{i n}=30 \mathrm{~V}$, (d) $i_{D 1} \sim i_{D 4}$ at $V_{i n}=30 \mathrm{~V}$, (e) switch waveforms $v_{Q 1, g} \sim v_{Q 4, g}$ at $V_{i n}=63 \mathrm{~V}$, (f) AC switch waveforms $v_{S 1, g} \sim v_{S 3, g}$ at $V_{i n}=63 \mathrm{~V},(\mathbf{g}) v_{a b}$ and $i_{L r 1}$ at $V_{i n}=63 \mathrm{~V}$, and (h) $i_{D 1} \sim i_{D 4}$ at $V_{i n}=63 \mathrm{~V}$.


Figure 8. Experimental waveforms under medium input voltage range and full load: (a) switch waveforms $v_{Q 1, g}, v_{Q 2, g}, v_{Q 5, g}$, and $v_{Q 6, g}$ at $V_{\text {in }}=57 \mathrm{~V},(\mathbf{b}) \mathrm{AC}$ switch waveforms $v_{S 1, g} \sim v_{S 3, g}$ at $V_{\text {in }}=$ 57 V , (c) $v_{a b}$ and $i_{L r 1}$ at $V_{i n}=57 \mathrm{~V}$, (d) $i_{D 1} \sim i_{D 4}$ at $V_{i n}=57 \mathrm{~V}$, (e) switch waveforms $v_{Q 1, g}, v_{Q 2, g}, v_{Q 5, g}$, and $v_{Q 6, g}$ at $V_{i n}=123 \mathrm{~V}$, (f) AC switch waveforms $v_{S 1, g} \sim v_{S 3, g}$ at $V_{i n}=123 \mathrm{~V},(\mathbf{g}) v_{a b}$ and $i_{L r 1}$ at $V_{i n}=$ 123 V , and (h) $i_{D 1} \sim i_{D 4}$ at $V_{\text {in }}=123 \mathrm{~V}$.


Figure 9. Experimental waveforms under high input voltage range and full load: (a) switch waveforms $v_{Q 1, g}, v_{Q 2, g}, v_{Q 5, g}$, and $v_{Q 6, g}$ at $V_{i n}=117 \mathrm{~V}$, (b) AC switch waveforms $v_{S 1, g} \sim v_{S 3, g}$ at $V_{i n}=117 \mathrm{~V}$, (c) $v_{a b}$ and $i_{L r 1}$ at $V_{i n}=117 \mathrm{~V}$, (d) $i_{D 1} \sim i_{D 4}$ at $V_{i n}=117 \mathrm{~V}$, (e) switch waveforms $v_{Q 1, g}, v_{Q 2, g}, v_{Q 5, g}$, and $v_{Q 6, g}$ at $V_{i n}=240 \mathrm{~V}$, (f) AC switch waveforms $v_{S 1, g} \sim v_{S 3, g}$ at $V_{i n}=240 \mathrm{~V},(\mathbf{g}) v_{a b}$ and $i_{L r 1}$ at $V_{\text {in }}=240 \mathrm{~V}$, and $(\mathbf{h}) i_{D 1} \sim i_{D 4}$ at $V_{i n}=240 \mathrm{~V}$.


Figure 10. Experimental waveforms of $Q_{1}$ at (a) $V_{\text {in }}=30 \mathrm{~V}$ and $20 \%$ load, (b) $V_{\text {in }}=30 \mathrm{~V}$ and $100 \%$ load, (c) $V_{\text {in }}=240 \mathrm{~V}$ and $20 \%$ load, and (d) $V_{\text {in }}=240 \mathrm{~V}$ and $100 \%$ load.


Figure 11. Experimental waveforms of $Q_{3}$ at (a) $V_{\text {in }}=30 \mathrm{~V}$ and $50 \%$ load and (b) $V_{i n}=30 \mathrm{~V}$ and $100 \%$ load.


Figure 12. Experimental waveforms of $Q_{5}$ at (a) $V_{i n}=240 \mathrm{~V}$ and $50 \%$ load and (b) $V_{i n}=240 \mathrm{~V}$ and $100 \%$ load.


Figure 13. Circuit efficiencies under (a) low voltage range ( $V_{\text {in }}=30 \mathrm{~V} \sim 63 \mathrm{~V}$ ), (b) medium voltage range ( $V_{\text {in }}=57 \mathrm{~V} \sim 123 \mathrm{~V}$ ), and (c) high voltage range ( $V_{\text {in }}=117 \mathrm{~V} \sim 240 \mathrm{~V}$ ).


Figure 14. Measured waveforms under full load (a) $V_{i n}, v_{S 1, g}, v_{Q 3, g}, v_{Q 4, g},(b) V_{i n}, v_{S 2, g}$, and (c) $V_{i n}, V_{0}$.

## 6. Conclusions

To overcome the limited input voltage range operation of conventional PWM converters for solar power conversion, a novel three-leg PWM converter with an adjustable transformer turns-ratio was proposed and implemented to realize soft switching turn-on with wide input voltage operation. According to the input voltage range, the proposed three-leg converter had two equivalent circuits with variable primary winding turns on the input-side. On the secondary-side, the proposed converter also had two equivalent circuits by using variable secondary winding turns to achieve different voltage gains. Thus, the proposed three-leg converter had three equivalent circuits operated at different input voltage ranges to provide a stable DC output voltage. Each equivalent circuit using PWM operation could be operated to achieve $2: 1$ input voltage range operation. Thus, the proposed circuit could realize $8: 1$ ( $V_{i n, \text { in }} \sim 8 V_{i n, \text { min }}$ ) wide input voltage range operation. The Schmitt voltage comparators were adopted to generate the signals of the three voltage range selection. The proposed three-leg converter could work as the first stage of photovoltaic (PV) power converters with a wide range of voltage variation. Experiments from a laboratory prototype confirmed the theoretical converter characteristics with wide voltage range operation.

Author Contributions: Conceptualization, methodology, formal analysis, writing-review and editing, B.-R.L.; data curation, J.-W.C. Both authors have read and agreed to the published version of the manuscript.
Funding: This research is funded by the Ministry of Science and Technology, Taiwan, under Grant Number MOST 108-2221-E-224-022-MY2.

Acknowledgments: This research is supported by the Ministry of Science and Technology, Taiwan, under Contract MOST 108-2221-E-224-022-MY2.
Conflicts of Interest: The authors declare no conflict of interest.

## References

1. Lin, B.R. Implementation of a parallel-series resonant converter with wide input voltage range. Energies 2019, 12, 4095. [CrossRef]
2. Lin, B.R.; Dai, C.X. Wide Voltage Resonant Converter Using a Variable Winding Turns Ratio. Electronics 2020, 9,370. [CrossRef]
3. Zhang, Y.; Fu, C.; Sumner, M.; Wang, P. A wide input-voltage range quasi-Z-source boost DC-DC converter with high-voltage gain for fuel cell vehicles. IEEE Trans. Ind. Electron. 2018, 65, 5201-5212. [CrossRef]
4. Wang, H.; Nayar, C.; Su, J.; Ding, M. Control and interfacing of a grid-connected small-scale wind turbine generator. IEEE Trans. Energy Convers. 2011, 26, 428-434. [CrossRef]
5. Wang, P.; Zhou, L.; Zhang, Y.; Li, J.; Sumner, M. Input-parallel output-series DC-DC boost converter with a wide input voltage range, for fuel cell vehicles. IEEE Trans. Veh. Technol. 2017, 66, 7771-7781. [CrossRef]
6. Xia, Y.Y.; Fletcher, J.E.; Finney, S.J.; Ahmed, K.H.; Williams, B.W. Torque ripple analysis and reduction for wind energy conversion systems using uncontrolled rectifier and boost converter. IET Renew. Power Gener. 2011, 5, 377-386. [CrossRef]
7. Jeong, Y.; Kim, J.K.; Lee, J.B.; Moon, G.W. An asymmetric half-bridge resonant converter having a reduced conduction loss for DC/DC power applications with a wide range of low input voltage. IEEE Trans. Power Electron. 2017, 32, 7795-7804. [CrossRef]
8. Wu, H.; Wan, C.; Sun, K.; Xing, Y. A high step-down multiple output converter with wide input voltage range based on quasi two-stage architecture and dual-output $L L C$ resonant converter. IEEE Trans. Power Electron. 2015, 30, 1793-1796. [CrossRef]
9. Singh, A.K.; Das, P.; Panda, S.K. Analysis and design of SQR-based high-voltage LLC resonant dc-dc converter. IEEE Trans. Power Electron. 2017, 32, 4466-4481. [CrossRef]
10. Wang, X.; Tian, F.; Batarseh, I. High efficiency parallel post regulator for wide range input DC-DC converter. IEEE Trans. Power Electron. 2008, 23, 852-858. [CrossRef]
11. Li, W.; Zong, S.; Liu, F.; Yang, H.; He, X.; Wu, B. Secondary-side phase-shift-controlled ZVS DC/DC converter with wide voltage gain for high input voltage applications. IEEE Trans. Power Electron. 2013, 28, 5128-5139. [CrossRef]
12. Lin, B.R. Implementation of a soft switching converter with series DC-DC circuits and single transformer. IET Proc.-Power Electron. 2019, 12, 1249-1255. [CrossRef]
13. Ma, H.; Li, Y.; Chen, Q.; Zhang, L.; Xu, J. A single-stage integrated boost-LLC AC-DC converter with quasi-constant bus voltage for multichannel LED street-lighting applications. IEEE J. Emerg. Sel. Top. Power Electron. 2018, 6, 1143-1153. [CrossRef]
14. Sarnago, H.; Lucia, O.; Burdio, J.M. A versatile resonant tank identification methodology for induction heating systems. IEEE Trans. Power Electron. 2018, 33, 1897-1901. [CrossRef]
15. Wang, H.; Li, Z. A PWM LLC type resonant converter adapted to wide output range in PEV charging applications. IEEE Trans. Power Electron. 2018, 33, 3791-3801. [CrossRef]
16. Lin, B.R.; Lin, G.H. Frequency-Controlled Current-Fed Resonant Converter with No Input Ripple Current. Energies 2018, 11, 413.
17. Pandey, R.; Singh, B. A power-factor-corrected LLC resonant converter for electric vehicle charger using Cuk converter. IEEE Trans. Ind. Appl. 2019, 55, 6278-6286. [CrossRef]
18. Lin, B.R.; Wu, G.Y. Bidirectional Resonant Converter with Half-Bridge Circuits: Analysis, Design, and Implementation. Energies 2018, 11, 1259. [CrossRef]
19. Kim, B.; Kim, S.; Hun, D.Y.; Choi, J.H.; Kim, M. Hybrid resonant half-bridge DC/DC converter with wide input voltage range. In Proceedings of the IEEE APEC Conference, San Antonio, TX, USA, 4-8 March 2018; pp. 1876-1881.
20. Lu, J.; Kumar, A.; Afridi, K.K. Step-down impedance control network resonant DC-DC converter utilizing an enhanced phase-shift control for wide-input-range operation. IEEE Trans. Ind. Appl. 2018, 54, 4523-4536. [CrossRef]
21. Hu, H.; Fang, X.; Chen, F.; Shen, Z.J.; Batarseh, I. A modified high-efficiency LLC converter with two transformers for wide input-voltage range applications. IEEE Trans. Power Electron. 2012, 28, 1946-1960. [CrossRef]
