Article

# DC-DC High-Voltage-Gain Converters with Low Count of Switches and Common Ground 

Robert Stala ${ }^{(1)}$ Zbigniew Waradzyn * ${ }^{\text {D }}$ and Szymon Folmer<br>Department of Power Electronics and Energy Control Systems, Faculty of Electrical Engineering, Automatics, Computer Science and Biomedical Engineering, AGH University of Science and Technology, al. Mickiewicza 30, 30-059 Krakow, Poland; stala@agh.edu.pl (R.S.); folmer@agh.edu.pl (S.F.)<br>* Correspondence: waradzyn@agh.edu.pl; Tel.: +48-12-617-2811

Received: 1 September 2020; Accepted: 26 October 2020; Published: 29 October 2020


#### Abstract

This paper presents a new concept and research results of DC-DC high-voltage-gain, high-frequency step-up resonant converters. The proposed topologies are optimized towards minimizing the number of switches and improvements in efficiency. Another relevant advantage of such type of converters is that they have a common input and output negative point. The proposed converters are based on the resonant switched-capacitor voltage multiplier circuit, and that is why they are compared with a classic converter from this family. The included results show the operating principle, possible switching methods with the consideration of their impact on the voltage gain level, as well as the voltage and current ripples. The operating concepts and analytical calculations are confirmed by simulation and experimental results.


Keywords: DC-DC converter; resonant converter; high-voltage-gain converter; switched-capacitor converter; inductiveless converter

## 1. Introduction

Switched capacitor (SC) circuits can be effectively used in power electronic converters [1]. The significant advantages of SC-based DC-DC power converters are high-voltage-gain, low volume, and quasi inductiveless design. To achieve oscillating currents, low-volume inductors can be used in those converters. They can be designed as air-chokes, or even be based on parasitic inductances of the circuits, resulting in a decrease in the weight of the converter. The design without ferrite chokes allows for the use of the converter in high ambient temperature and/or with a low-volume heat sink.

SC DC-DC converters represent one of the classes of non-isolated step-up converters [2-4]. Nowadays, there are a significant number of applications where isolated DC-DC step-up converters are required [3], due to technical reasons and safety requirements. However, various kinds of non-isolated converters are extensively developed as well. One of the prospective applications for non-isolated DC-DC step-up converters proposed in the literature [5-10] are photovoltaic (PV) systems. High step-up DC-DC converters are often required in grid-connected PV systems to transfer the energy from a low-voltage PV source to the grid [5,6]. In transformerless PV systems [7,8], as well as in microinverters [9], dual-stage DC-AC converters are one of the investigated solutions.

The SC step-up DC-DC converter could be a competitive solution to the switch-mode boost converter. An example of such an idea is presented in Reference [10]. The non-isolated step-up converter can be used not only for a single stage supply, but as a part of a system composed of series-connected converters as well. In such systems, isolation can be implemented in another stage of conversion, e.g., by using a series resonant converter [6,11].

High-voltage-gain in SC-based DC-DC converters can be achieved by applying a suitable topology concept. In References [12-14], an SC voltage multiplier (SCVM) has been presented. It is
a series-parallel converter in that a high-voltage-gain can be obtained, as it is proportional to the number of switching cells. The advantage of an SCVM is its modular topology; however, the number of required transistors is relatively high. Series-parallel SC converters have also been presented in recent publications [15,16]. In Reference [15], a converter with regulated voltage gain has been discussed. This device utilizes three switches, which means that the voltage gain can reach three. Reference [16] has presented a very effective method that allows the switch count in high-gain series-parallel converters to be decreased. However, the converter presented in Reference [16] does not have a common input and output negative point, and the output voltage is asymmetrically divided. In Reference [17], a converter that combines Dickson-based and ladder SC converter concepts has been presented. In the proposed topology, high-voltage-gain is achieved with limited voltage and current stresses on the switches. The Dickson-based SC concept has also been used in the converter presented in Reference [18] that is composed of an SC part and an interleaved boost converter. The converter achieves a very high-voltage-gain with the output voltage regulation and soft switching operation, using four switches and seven diodes. In Reference [19], high-voltage-gain is achieved in a converter with switched-capacitor and switched-inductor networks. A concept of a family of converters composed of a boost stage and switched-capacitor-inductor cells has been presented in Reference [20]. This increases the voltage gain of the converter significantly with favorable voltage stress levels, efficiency, and component count. References [21-24] have demonstrated high-voltage-gain multilevel converters based on typical multilevel converter concepts. When we take into consideration the number of the utilized components and the reached voltage gain, the multilevel SC converters can be more beneficial in comparison to the SCVMs. The converter described in Reference [21] is based on a modified classic multilevel SC topology; however, it is composed of a significant number of switches. In Reference [22], an improvement in the operation of the multilevel resonant SC converter (MRSCC) has been proposed. The MRSCC makes it possible to operate with high-voltage-gain and limited voltage stress on the switches with the ability of bi-directional energy transfer. In Reference [23], a multilevel structure has been achieved in the converter with two switches and circuits composed of diodes and capacitors. The converter can operate with zero voltage switching (ZVS) and voltage regulation. In Reference [24], a DC-DC bidirectional SC converter has been presented that improves the total device power ratings in comparison to the multilevel modular capacitor clamped converter (MMCCC) and well-established flying-capacitor converters.

One of the major issues of the SC converters is a large number of switches used in the topology. This problem can be solved by the concepts of cascaded or series systems composed of SC units [25,26] or by new concepts of topologies $[16,27,28]$. In the concept for the switch count reduction presented in Reference [26], a high-power converter has been analyzed in a multi-section topology. The converter is composed of the typical SCVM sections separated by LC filters. According to this concept, a significant reduction in the number of switches has been achieved. However, an increased number of passive components are utilized as LC filters between the sections in the multi-section converters [26]. The problem of the switch count reduction in an SCVM converter has been analyzed in Reference [29], where the charging of the switched capacitors is controlled by a single switch. For high-voltage-gain, the system is significantly simplified. The design of such a cost-effective converter should assume a much higher current stress of the switch that controls the charging of the switched capacitors.

The converters proposed in this paper are optimized towards a low count of transistors (and they are called Low Count of Transistors Switched Capacitor Voltage Multipliers-LCSCVMs). The basic concept of the topology and operation assumes that every second cell has no transistors whatsoever, but the utilization of all the switched capacitors remains possible, and the effect of voltage gain is comparable to that of the multipliers (SCVMs) presented in Reference [13,14]. Furthermore, the optimized concept is introduced into the cost-effective topology presented in Reference [29], which gives a new relevant converter. Taking into consideration the count of switches, SC converters, such as the SCVM [20], may not be in competition with the LLC converters or other established topologies. However, the concepts proposed in this paper demonstrate a development of the SC topologies towards a
significant decrease in the number of switches. One of the converters presented in this paper requires only three switches, which is below the number of transistors used in a full-bridge LLC converter. Other advantages of the SC converters, such as: high gain, high power density and low weight (no transformer or bulky choke), fast dynamic response [3], ability for operation in high temperature (no ferrites), and simple control, can make them an alternative solution for existing topologies intended for high-voltage-gain non-isolated DC-DC conversion. SC-based topologies can be suitable for the miniaturization of converters that can be applied in emerging power electronics applications, such as wearable technology.

For the operational parameters of an SC converter, the switching strategy applied for a given topology can be essential, which has been demonstrated in Reference [14]. For the optimization purposes analyzed in this paper, various switching strategies are proposed for the new topologies. This makes it possible to determine the advantages of the presented topologies, also taking into consideration a variety of qualities, other than the count of switches.

The proposed converters are nearly pure switched-capacitor circuits, where a vast majority of energy is transferred via capacitors rather than inductors. The resonant inductors are used to achieve oscillatory currents. The inductors can be designed as air chokes, which reduces the weight of the converters and allows them to work in higher temperatures. However, another trend in the development of very high-voltage-gain converters can be observed in the literature. The concept presented in Reference [30] is based on coupled inductor (CI) converters that achieve good parameters such as voltage ratio, efficiency, low number of switches, or low voltage stress on switches. Notwithstanding, such converters use chokes and, therefore, differ from the presented SC-based concept regarding admissible ambient temperature of operation, weight, and volume. The design comparison can be analyzed in particular case studies.

In this paper, the qualities introduced by the new topologies will be compared with those of a classic SCVM and of other converters discussed in recently published papers.

The paper is organized as follows. Section 2 demonstrates two proposed topologies of the SC converters and presents the principles of their operation. For both converters, switching strategies are analyzed. The discussion is supported by the results of computer simulations of their operation in five cases of switching strategies. Moreover, with the use of the simulation results, a number of parameters of the converters operating under various switching strategies are compared as well. Section 3 contains efficiency models of the proposed converters that demonstrate their efficiency as a function of their parameters. Section 4 presents the laboratory setup and the experimental verification of its operation, including the efficiency of the converter. All the research results are concluded in Section 5.

## 2. Operating Principle of the Converters

The operating principle of the converters in Figure 1 is similar to that of other SC multipliers, and is based on the charging and discharging of the switched capacitors in consecutive stages (time intervals). However, various switching strategies can be proposed for the new converters, which creates differences in their parameters. In the SCVM, as well as in the case of the converters proposed in this paper, the switched capacitors are recharging in resonant circuits composed of a switched capacitor and a low-volume resonant inductor. This creates ZCS (zero current switching) operating conditions, and limits the current flow between the capacitors and the voltage source connected in parallel.


Figure 1. Proposed new resonant converters with low count of switches and common input/output negative point: (a) LCSCVMa, (b) LCSCVMb.

The main difference between the topology of the proposed converters and the classic SCVMs is that in the former case, an LC circuit that is not a part of a traditional cell is used, usually consisting of a diode and two transistors [13]. This circuit is charged using the energy of the input source and the electric charge of the switched capacitor that is the nearest to the input source. Then, the middle capacitor is discharged to the output capacitor or to the switched capacitor nearer to the output. Its function is to increase the output voltage and the amount of converted power, simultaneously maintaining the same value of the input voltage and the same cell number as in the case of a typical SCVM.

The LCSCVMa (Figure 1a) offers a larger number of strategies than the LCSCVMb (Figure 1b), due to the possibility of independent control of switches $S_{1}$ and $S_{3}$. The basic switching strategies can be composed of 2,3 , or 5 stages.

### 2.1. Switching Strategy Concepts for the LCSCVMa

Table 1 presents three switching strategies for the LCSCVMa, and Figures 2-5 depict the corresponding simulation waveforms.

Table 1. Switching strategy concepts of the LCSCVMa. States of switches $S_{1}-S_{4}$.

| The Concept for Switching Strategy of LCSCVMa | Description-Stages of Charge Transfer in the Converter |
| :--- | :--- |
| Strategy C 1 | 1.Simultaneous charging of all the switched capacitors <br> 2. Discharging of the capacitor that is the nearest to the source <br> $\left(C_{1}\right)$ to the internal branch $\left(C_{2}\right)$ |
| 3. Charging $C_{1}$, and discharging $C_{2}$ and the next $S C$ capacitor |  |
| $\left(C_{3}\right)$ to the output |  |
| 4. Discharging $C_{1}$ to the internal branch (as in 2) |  |
| 5. Discharging $C_{2}$ and $C_{3}$ to the output |  |



Figure 2. Steady-state operation of the LCSCVMa converter under switching strategy C1: (a) waveforms of the gate to source signals of transistors (presented with level shift), input current (in amperes), and voltages (in volts) on capacitors $C_{1}, C_{2}$, and $C_{3}$. (b) Spectrum of the input current, and currents of switched capacitors and output capacitor. The results were obtained with the use of ICAP/4 simulation software.


Figure 3. Steady-state output current and voltage waveforms of the LCSCVMb converter under switching strategy C1 (4 A/div and $100 \mathrm{mV} / \mathrm{div}$ ). The results were obtained with the use of ICAP/4 simulation software.


Figure 4. Steady-state operation of the LCSCVMa converter under switching strategy C2: (a) waveforms of the gate to source signals of transistors (presented with level shift), input current (in amperes), and voltages (in volts) on capacitors $C_{1}, C_{2}$, and $C_{3}$. (b) Spectrum of the input current, and currents of switched capacitors and output capacitor. The results were obtained with the use of ICAP/4 simulation software.


Figure 5. Steady-state operation of the LCSCVMa converter under switching strategy C3: (a) waveforms of the gate to source signals of transistors (presented with level shift), input current (in amperes), and voltages (in volts) on capacitors $C_{1}, C_{2}$, and $C_{3}$. (b) Spectrum of the input current, and currents of switched capacitors and output capacitor. The results were obtained with the use of ICAP/4 simulation software.

To characterize the switching strategies, Table 1 contains the idealized control logic waveforms of the transistors (signals $S_{1}$ to $S_{4}$ ), as well as the description of the particular operation stages. Dead times have been neglected in Table 1, but they have been taken into account in the simulations and experiments. Capacitor $C_{2}$ (Figure 1) is not referred to as a switched capacitor. The maximum switching frequency (strategy C 3 ) is defined as:

$$
\begin{equation*}
f_{\mathrm{S}_{\max }}=\frac{1}{2 T_{\text {pulse }}} \tag{1}
\end{equation*}
$$

where $T_{\text {pulse }}$ is the sum of the duration time $T_{0} / 2$ of a single current pulse of any transistor and the dead time $t_{\mathrm{d}}$ (any period of time denoted as 1-5 in Table 1),

$$
\begin{equation*}
T_{0}=\frac{1}{f_{0}}=2 \pi \sqrt{L C} \tag{2}
\end{equation*}
$$

and $L=L_{1}=L_{2}=L_{3}, C=C_{1}=C_{2}=C_{3}$ (Figure 1).
All the simulation results were obtained for the following parameters: $U_{\mathrm{in}}=50 \mathrm{~V}, L_{n}=620 \mathrm{nH}$, $C_{n}=1.47 \mu \mathrm{~F}, f_{0}=166.7 \mathrm{kHz}, T_{\text {pulse }}=4.2 \mu \mathrm{~s}\left(f_{\text {Smax }}=119 \mathrm{kHz}\right), C_{\text {out }}=100 \mu \mathrm{~F}, P_{\text {out }}=200 \mathrm{~W}(n=1,2,3)$. A resistance of $100 \mathrm{~m} \Omega$ has been inserted into each branch as an equivalent to parasitic resistances. The time period $T_{\text {pulse }}$, as well as the duty cycle of the switching signals of the transistors, remain constant in each switching strategy. The selection of the switching frequency depends on the power of the converter, achievable resonant inductance, and switching losses [13]. This parameter, as well as the others, can be fixed in the following steps. In the ZCS mode, the SC converters' transistors do not operate in the ZVS mode, and during their turn-ons, the output charge is shorted ( $C_{\text {oss }}$ losses). The limit of $C_{\text {oss }}$ losses determines the switching frequency of the transistors taking into consideration their type and voltage stresses. The oscillation frequency should be nearly equal to the switching frequency to minimize conduction losses [13]. This frequency depends on the product of $L_{n} C_{n}$, and allows to select $C_{n}$ for a known value of $L_{n}$. The maximum power of the converter depends on capacitance $C_{n}$ and the switching frequency [13], and it should be higher than or equal to the rated power for the selected parameters. The simulation results presented in this section have been obtained with the use of ICAP/4 simulation package based on the IsSpice4 simulator.

### 2.1.1. Simulation Results of the Switching Strategy C1

Figure 2 presents steady-state simulation waveforms of the LCSCVMa controlled according to strategy C1. From all the results, it can be seen that the switched capacitors are recharged by oscillatory currents and each stage of the switching is longer than the half-period of the oscillations.

The entire switching cycle is composed of five stages (Table 1). According to the principle of operation, turning on switches $S_{1}$ and $S_{3}$ involves the charging of the switched capacitors $C_{1}$ and $C_{3}$. Capacitor $C_{3}$ is being charged from capacitor $C_{2}$ of the internal branch whose voltage is going down in this stage. The diode $D_{2}$ remains turned off, as $u_{\mathrm{C} 2}>u_{\mathrm{C} 1}$ and $u_{\mathrm{C} 2}>u_{\text {in }}$ (Figure 2). In the next stage, switch $S_{2}$ is turned on, and capacitor $C_{2}$ is being charged from the source $u_{\text {in }}$ and capacitor $C_{1}$ connected in series with it. The charging of the output capacitor, from capacitors $C_{2}$ and $C_{3}$ connected in series, occurs in the next stage when the switch $S_{4}$ is turned on. At the same time, capacitor $C_{1}$ is being charged from the source. In the next two stages, capacitor $C_{2}$ and capacitor $C_{\text {out }}$ are being charged, consecutively.

The advantage of this switching strategy is reducing the number of the performed switching operations, which leads to switching losses limitation. In three of five stages of the switching period, only one switch is affected.

The input current has various values in each switching state, which is a drawback of this strategy. Therefore, a low-frequency component $f_{\mathrm{S}}=f_{\text {ac-in }}=f_{\text {Smax }} / 2.5$ appears in current $i_{\text {in }}$, as well as in all other currents and voltages in the circuit. Using this kind of switching requires using a large input
filter and a large output capacitor. From the standpoint of the components' volume and input current filtering, this strategy is not favorable.

The output voltage used for the voltage gain calculation in relation (3) has been measured as the average value of the waveform presented in Figure 3 together with the output current. Further results, given in Equations (4)-(7), were obtained in the same manner.

In this strategy, the measured average value of the output voltage of the converter equals $U_{\text {out }}=178 \mathrm{~V}$. For the input voltage of the converter $U_{\mathrm{in}}=50 \mathrm{~V}$ (maintained by the voltage source in simulations), the voltage gain of the converter under switching strategy C 1 equals:

$$
\begin{equation*}
G_{U C 1}=\frac{U_{\mathrm{out}}}{U_{\mathrm{in}}}=\frac{178.0}{50.0}=3.56 \tag{3}
\end{equation*}
$$

### 2.1.2. Simulation Results of the Switching Strategy C2

Figure 4 presents simulation waveforms in the LCSCVMa controlled according to strategy C2. In this strategy, each switching period consists of three stages. The first two switching stages correspond to those in strategy C 1 . In the third stage, only transistor $S_{3}$ is on. The last two stages of strategy C 1 do not occur here, and capacitor $C_{2}$ is charged and discharged only once in a switching period. The number of the switching operations is lower in comparison to that in strategy C 1 . The spectrum of currents and voltages shows more favorable qualities in strategy C2 versus C1, as the 50 kHz components are not present (the lowest frequency is 75 kHz ).

In this strategy, the measured average value of the output voltage of the converter equals $U_{\text {out }}=177 \mathrm{~V}$. For $U_{\text {in }}=50 \mathrm{~V}$, the voltage ratio is

$$
\begin{equation*}
G_{U C 2}=\frac{U_{\mathrm{out}}}{U_{\mathrm{in}}}=\frac{177.0}{50.0}=3.54 \tag{4}
\end{equation*}
$$

### 2.1.3. Simulation Results of the Switching Strategy C3

Figure 5 presents simulation waveforms in the LCSCVMa controlled according to strategy C3. In this strategy, there are only two stages. In the first stage, the charging of the switched capacitors takes place (switches $S_{1}$ and $S_{3}$ are turned on). During the second stage, the output capacitor and $C_{2}$ are being charged (with switches $S_{2}$ and $S_{4}$ turned on).

In this strategy, each switch operates with a much higher frequency than in the case of strategies C1 and C2. This brings an improvement in the spectrum of the currents and voltages, as the lowest frequency is 120 kHz . It is favorable from the passive components volume optimization standpoint.

In strategy C3, the measured average value of the output voltage of the converter equals $U_{\text {out }}=185 \mathrm{~V}$, and for $U_{\text {in }}=50 \mathrm{~V}$, the voltage ratio is

$$
\begin{equation*}
G_{U C 3}=\frac{U_{\mathrm{out}}}{U_{\mathrm{in}}}=\frac{185.0}{50.0}=3.7 \tag{5}
\end{equation*}
$$

### 2.2. Switching Strategy Concepts for the LCSCVMb

The LCSCVMb converter is simpler than the LCSCVMa, and contains three switches only. There is only one stage of charging the switched capacitors, realized by the switch $S_{1}$, and two possible stages of discharging them, controlled by switches $S_{2}$ and $S_{3}$. This creates two switching strategies for this converter, which are presented in Table 2. Figures 6 and 7 depict simulation waveforms of the LCSCVMb controlled according to these strategies.

Table 2. Switching strategy concepts of the LCSCVMb. States of switches $S_{1}, S_{2}$, and $S_{4}$.

## The Concept for Switching Strategy of LCSCVMb Description-Stages of Charge Transfer in the Converter

Strategy C4

Strategy C5


Similarly to strategy C2 for the LCSCVMa, strategy C4 gives the following characteristic in the LCSCVMb:

1. Simultaneous charging of all the switched capacitors
2. Discharging $C_{1}$ to the internal branch $\left(C_{2}\right)$
3. Discharging $C_{2}$ and $C_{3}$ to the output

Similarly to strategy C3 for the LCSCVMa, strategy C5 gives the following characteristic in the LCSCVMb:

1. Simultaneous charging of all the switched capacitors
2. Simultaneous discharging of all the switched capacitors and charging the internal branch $\left(C_{2}\right)$

(a)

(b)

Figure 6. Steady-state operation of the LCSCVMb converter under switching strategy C4: (a) Waveforms of the input current, inductor currents, and the current of the output diode (in amperes). (b) Voltages (in volts) on capacitors $C_{1}, C_{2}$, and $C_{3}$. The results were obtained with the use of ICAP/4 simulation software.


Figure 7. Steady-state operation of the LCSCVMb converter under switching strategy C5: (a) Waveforms of the input current, inductors currents, and the current of the output diode (in amperes). (b) Voltages (in volts) on capacitors $C_{1}, C_{2}$, and $C_{3}$. The results were obtained with the use of ICAP/4 simulation software.

### 2.2.1. Simulation Results of the Switching Strategy C4

Figure 6 presents simulation waveforms of the LCSCVMb controlled according to strategy C4. The current and voltage waveforms in strategy C4 are nearly identical with those in strategy C2.

In this strategy, the measured average value of the output voltage of the converter equals $U_{\mathrm{out}}=172.1 \mathrm{~V}$, which yields (for $U_{\mathrm{in}}=50 \mathrm{~V}$ ):

$$
\begin{equation*}
G_{U C 4}=\frac{U_{\mathrm{out}}}{U_{\mathrm{in}}}=\frac{172.1}{50.0}=3.44 \tag{6}
\end{equation*}
$$

### 2.2.2. Simulation Results of the Switching Strategy C5

Figure 7 presents simulation waveforms for the LCSCVMb controlled according to strategy C5. The current and voltage waveforms of the strategy C5 are nearly identical with those in strategy C3.

In this strategy, the measured average value of the output voltage of the converter equals $U_{\mathrm{out}}=181.4 \mathrm{~V}$. For $U_{\mathrm{in}}=50 \mathrm{~V}$, the voltage ratio is:

$$
\begin{equation*}
G_{U C 5}=\frac{U_{\mathrm{out}}}{U_{\mathrm{in}}}=\frac{181.4}{50.0}=3.63 \tag{7}
\end{equation*}
$$

### 2.3. Comparison among the Topologies and Switching Strategies

In Sections 2 and 2, a significant number of waveforms are presented for the particular strategies. The differences in the waveforms of the currents and voltages are clear, but to compare the concepts of the converters and the switching strategies, the following parameters will be taken into consideration and presented in charts:

- Number of components,
- Voltage gain,
- The lowest frequency in the input current $\left(f_{\text {ac_in }}\right)$,
- The lowest frequency in the output current $\left(f_{\text {ac_out }}\right)$,
- Voltage pulsation on capacitors ( $\left.U_{\mathrm{C} 1 \mathrm{p}-\mathrm{p}}, U_{\mathrm{C} 2 \mathrm{p}-\mathrm{p}}, U_{\mathrm{C} 3 p-p}\right)$,
- rms values of inductor currents ( $I_{\text {L1_rms }}, I_{\text {L2_rms }}, I_{\text {L3_rms }}$ ),
- Maximum values of inductor currents ( $\left.I_{\mathrm{L} 1 \_ \text {max }}, I_{\mathrm{L} 2 \_ \text {max }}, I_{\mathrm{L} 3_{-} \max }\right)$,
- Symmetry of inductor currents (Sym_í).

The data are presented in Table 3, where the parameters of the SCVM (on the basis of Reference [14] for an appropriate strategy) are included as well.

Table 3. Major parameters comparison among the parameters of LCSCVMa and LCSCVMb converters in the tests of 200 W operation.

| Parameter | LCSCVMa Strategy |  |  | LCSCVMb Strategy |  | SCVM |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | C1 | C2 | C3 | C4 | C5 |  |
| No. of switches | 4 | 4 | 4 | 3 | 3 | 6 |
| No. of diodes | 4 | 4 | 4 | 5 | 5 | 4 |
| $U_{\text {out, }}$, ${ }^{\text {r }}$ | 178.0 | 177.0 | 185.0 | 172.1 | 181.4 | 191.2 |
| $T_{\text {S }}, \mu \mathrm{s}$ | 21.0 | 12.6 | 8.4 | 12.6 | 8.4 | 8.4 |
| $f_{\text {ac_in }}, \mathrm{kHz}$ | 47.6 | 79.4 | 238.1 | 79.4 | 238.1 | 238.1 |
| $f_{\text {ac_out, }}$, kHz | 47.6 | 79.4 | 119.0 | 79.4 | 119.0 | 119.0 |
| $U_{\text {C1p-p }}, \mathrm{V}$ | 21.02 | 19.41 | 12.4 | 19.8 | 12.6 | 5.98 |
| $U_{\text {C2p-p }}, \mathrm{V}$ | 21.61 | 19.41 | 6.54 | 19.8 | 6.65 | 5.98 |
| $U_{\text {C3p-p, }}$, V | 16.08 | 9.7 | 6.18 | 9.92 | 6.29 | 5.98 |
| $I_{\text {L1_rms }}, \mathrm{A}$ | 6.75 | 7.25 | 5.65 | 7.41 | 5.75 | 2.73 |
| $I_{\text {L2_rms }}, \mathrm{A}$ | 6.22 | 6.28 | 2.92 | 6.42 | 2.97 | 2.73 |
| $I_{\text {L3_rms }}, \mathrm{A}$ | 4.11 | 3.63 | 2.75 | 3.71 | 2.80 | 2.73 |
| $I_{\text {L1_max }}, \mathrm{A}$ | 16.1 | 14.8 | 9.46 | 15.1 | 9.60 | 4.57 |
| $I_{\text {L2_ max }}, \mathrm{A}$ | 13.2 | 14.8 | 5.01 | 15.2 | 5.09 | 4.57 |
| $I_{\text {L3_ max }}, \mathrm{A}$ | 12.3 | 7.43 | 4.74 | 7.56 | 4.80 | 4.57 |
| Symmetry of current $i_{\text {L1 }}$ | no | yes | yes | yes | yes | yes |
| Symmetry of current $i_{\text {L2 }}$ | no | no | yes | no | yes | yes |
| Symmetry of current $i_{\text {L3 }}$ | no | yes | yes | yes | yes | yes |

Figures 8-10 present a comparison between the values of parameters of the discussed converters, and the corresponding parameter of the SCVM.


Figure 8. Comparison of converters' parameters under strategies C1-C5: Ratios of number of switches (axis 1) and number of diodes (axis 2) to those in SCVM (on the basis of data in Table 3). Quantity proportional to undesired output voltage decrease: 0.06•(200 - Uout) (axis 3). Ratios of the lowest frequencies in the input and output current: $0.4 \cdot f_{\text {ac_in }} \mathrm{SCVM} / f_{\text {ac_in }}$ (axis 4 ), $0.4 \cdot f_{\text {ac_out }}$ SCVM $/ f_{\text {ac_out }}($ axis 5 ).


Figure 9. Ratios of the following parameters of strategies C1-C5 (axes 1-5): (a) Peak-to-peak voltages across capacitors $C_{1}-C_{3},(\mathbf{b}) \mathrm{rms}$ and maximum values of currents in inductances $L_{1}-L_{3}$. The results are based on the data in Table 3.


Figure 10. Ratios of the following parameters (strategies C1-C5) to the corresponding parameter of SCVM: (a) Peak-to-peak voltages across capacitors $C_{1}-C_{3},(\mathbf{b}) \mathrm{rms}$ (axes 1-3) and maximum values of currents in inductances $L_{1}-L_{3}$ (axes 4-6). The results are based on the data in Table 3.

In Figure 8, the coefficients 0.06 and 0.4 are used respectively, to better visualize the undesired output voltage decrease in regard to the theoretical value of 200 V , and the lowest frequencies in the input and output current of the discussed converters compared to those in the SCVM. In each case, a lower value on the graph is better.

From the chart presented in Figure 9a, it follows that the lowest peak-to-peak (p-p) voltages, in all the strategies, are equal the voltage across capacitor $C_{3}$. Moreover, the strategies $C 3$ and $C 5$ show the lowest p-p voltages for all the internal capacitors $\left(C_{1}-C_{3}\right)$. Figure 9 b demonstrates that the currents of inductor $L_{3}$ are the lowest, and the strategies with the lowest inductor currents are C3 and C5.

The same qualities are visible in charts presented in Figure 10, which clearly demonstrate that the parameters of strategy C 4 are nearly the same as those of strategy C 2 . The same refers to strategies C 5 and C3.

The LCSCVMa and LCSCVMb converters can be further extended to units of higher voltage gain, similarly as in the case of the converters presented in References [13,22,25,26,29]. Taking into consideration the number of switches and diodes, as well as the frequency of the input current, both the proposed converters are very attractive for high-voltage-gain (Table 4). It should be noticed that the converter extension is very effective in the case of the LCSCVMb concept. For voltage gain $G_{U}=8$, it requires only four switches, which is an excellent result in comparison to other pure SC converters. Other parameters such as voltage stresses on the switches can be found in the literature.

Table 4. Comparison of the number of switches and diodes, and the lowest frequency of the input current in selected topologies versus the voltage gain. Ref. = Reference.

| Parameter |  | Toplogy |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Gain | LCSCVMa | LCSCVMb | Ref. [13] | Ref. [22] | Ref. [16] | Ref. [25] | Ref. [26] | Ref. [27] |
| No. of switches (and diodes) | 4 | 4 (4) | 3 (5) | 6 (4) | 8 (0) | - | 8 (0) | 4 (4) | 4 (6) |
|  | 7 | - | - | 12 (7) | 14 (0) | 7 (5) | - | - | 7 (12) |
|  | 8 | 6 (6) | 4 (7) | 14 (8) | 16 (0) | - | 12 (0) | 6 (6) | 8 (14) |
| $f_{\text {iin_min }} / f_{S \operatorname{smax}}$ for all gains $\left(f_{S \max }-\right.$ in (1)) |  | 1 | 1 | 0.5 | 1 | 1/4 | 1 | 1 | 0.5 |

## 3. Efficiency Model of the LCSCVM Converters

The analysis below concerns the LCSCVMa operating under the strategy C3 (Table 1) and LCSCVMb operating under the strategy C5 (Table 2). In both cases, there are two stages of operation. Figure 11 depicts the current paths in the LCSCVMa. In the LCSCVMb, the switch $S_{1}$ conducts the sum of currents $i_{\mathrm{L} 1}$ and $i_{\mathrm{L} 3}$ in the stage 1 , whereas the current paths in the stage 2 are the same as in the LCSCVMa.


Figure 11. Current paths in the LCSCVMa: (a) in the stage 1 and (b) in the stage 2.
Assuming ideal power electronic switches, and a constant value of the input $\left(U_{\mathrm{in}}\right)$ and the output $\left(U_{\text {out }}\right)$ voltage, as well as neglecting parasitic resistances and voltage drops across the power electronic devices, the currents in the stage 1 (Figure 11a) can be described as follows:

$$
\begin{gather*}
i_{L 1}(t)=i_{C 1}(t)=\frac{U_{\text {in }}-U_{C 11}}{\rho} \sin \omega_{0} t=I_{1 \mathrm{~m}} \sin \omega_{0} t  \tag{8}\\
i_{L 3}(t)=i_{\mathrm{C} 3}(t)=\frac{U_{\text {in }}-U_{C 11}}{2 \rho} \sin \omega_{0} t=\frac{I_{1 \mathrm{~m}}}{2} \sin \omega_{0} t  \tag{9}\\
i_{\mathrm{L} 2}(t)=i_{\mathrm{C} 2}(t)=-i_{\mathrm{L} 3}(t) \tag{10}
\end{gather*}
$$

With the characteristic impedance and the angular resonant frequency given by

$$
\begin{equation*}
\rho=\sqrt{L / C}, \omega_{0}=1 / \sqrt{L C} \tag{11}
\end{equation*}
$$

where $U_{\mathrm{C} 11}$ is the initial voltage across capacitor $C_{1}$, and $I_{1 \mathrm{~m}}$ and $I_{2 \mathrm{~m}} / 2$ are the current amplitudes. Equation (8) presents the current of a typical series LC circuit supplied from a voltage source, and Equation (9) was obtained also taking into account the initial values of the capacitor voltages.

The values of the passive components depend on the assumed nominal power ( $P_{\text {nom }}$ ), switching frequency $\left(f_{S}\right)$, and the volume of the resonant inductor. The values of time $T_{\text {pulse }}(1)$, and finally $T_{0}(2)$ and $\omega_{0}(11)$, are assumed taking into account the limit of the switching losses in the converter. The capacitance of the switched capacitors is determined by the charge required to be transferred in a single switching pulse. The maximum power of the SCVM-type converter is achieved when the switched capacitors are fully discharged in a switching cycle (and then charged to the voltage equal to $2 U_{\text {in }}$ ). This determines the minimum capacitance, which in the SCVM composed of $n$ switching cells is defined as follows:

$$
\begin{equation*}
C_{\min }=2 n f_{\mathrm{S}} U_{\mathrm{in}}^{2} / P_{\mathrm{nom}} . \tag{12}
\end{equation*}
$$

In a quasi inductiveless SCVM-type converter, the value of resonant inductance $(L)$ is very small ( $L$ can be designed as a PCB air choke). Therefore, to achieve the assumed switching frequency, the capacitance of the switched capacitors can be selected considerably bigger than $C_{\min }$ (as in the case of the experimental setup presented in this paper). In the stage 2 (Figure 11b), the currents of capacitors $C_{1}-C_{3}$ and inductances $L_{1}-L_{3}$ have the same values (Equations (8)-(10)) as in the stage 1, but with the opposite signs. The voltages across the capacitors $C_{1}, C_{2}$, and $C_{3}$ in the stage 1 are given by

$$
\begin{align*}
& u_{\mathrm{C} 1}(t)=\left(U_{\mathrm{in}}-U_{\mathrm{C} 11}\right)\left(1-\cos \omega_{0} t\right)+U_{\mathrm{C} 11}  \tag{13}\\
& u_{\mathrm{C} 2}(t)=-\frac{\left(U_{\mathrm{in}}-U_{\mathrm{C} 11}\right)}{2}\left(1-\cos \omega_{0} t\right)+U_{\mathrm{C} 21}  \tag{14}\\
& u_{\mathrm{C} 3}(t)=\frac{\left(U_{\mathrm{in}}-U_{\mathrm{C} 11}\right)}{2}\left(1-\cos \omega_{0} t\right)+U_{\mathrm{C} 31} \tag{15}
\end{align*}
$$

where $U_{\mathrm{C} 21}$ and $U_{\mathrm{C} 31}$ are the initial voltages across capacitors $C_{2}$ and $C_{3}$, respectively.
In the stage 2 (Figure 11b), the expressions for voltages have similar forms with appropriate signs and initial values.

Based on the formulas mentioned above, all the voltage initial values and the output voltage can be computed as a function of $U_{\mathrm{C} 11}$. For example, we obtain

$$
\begin{equation*}
U_{\mathrm{out}}=5 U_{\mathrm{in}}-U_{\mathrm{C} 11} \tag{16}
\end{equation*}
$$

$U_{\text {C11 }}$ can be calculated taking into account (8) and the following relation

$$
\begin{gather*}
I_{\mathrm{in}-\mathrm{av}}=I_{L 1 \mathrm{av}}=\frac{2}{\pi} I_{1 \mathrm{~m}} f_{S \mathrm{n}}=\frac{P_{\mathrm{in}}}{U_{\mathrm{in}}}  \tag{17}\\
U_{\mathrm{C} 11}=U_{\mathrm{in}}-\frac{\pi \rho P_{\mathrm{in}}}{2 f_{\mathrm{Sn}} U_{\mathrm{in}}} \tag{18}
\end{gather*}
$$

where

$$
\begin{equation*}
f_{\mathrm{Sn}}=f_{\mathrm{S}} / f_{0} \tag{19}
\end{equation*}
$$

From Equations (16) and (18), we have

$$
\begin{equation*}
U_{\mathrm{out}}=4 U_{\mathrm{in}}+\frac{\pi \rho P_{\mathrm{in}}}{2 f_{\mathrm{Sn}} U_{\mathrm{in}}} \tag{20}
\end{equation*}
$$

In practical converters, there are voltage drops across the circuit elements like the diodes and the transistors, which result in a variation of the output voltage with power and frequency.

The efficiency of an SCVM-type converter is determined by the resistances of its components, voltage drops on the diodes and transistors, the input voltage, power, and by the relation between the
switching period $T_{\mathrm{S}}$ and period $T_{0}$ (2), which can be expressed by $f_{\mathrm{Sn}}$ (19). Therefore, it is necessary to calculate the average and rms values of the currents. It is assumed that transistors $S_{1}$ and $S_{3}$ are IGBTs, and $S_{2}$ and $S_{4}$ are MOSFETs.

$$
\begin{gather*}
I_{D 1 \mathrm{av}}=I_{\text {D2av }}=\frac{I_{\mathrm{L} 1 \mathrm{av}}}{2}=\frac{1}{\pi} I_{1 \mathrm{~m}} f_{\mathrm{Sn}}=\frac{P_{\mathrm{in}}}{2 u_{\mathrm{in}}}, I_{\text {D3av }}=I_{\text {Dout-av }}=\frac{I_{\mathrm{L} 2 \mathrm{av}}}{2}=\frac{I_{\mathrm{L} 3 \mathrm{av}}}{2}=\frac{I_{\mathrm{L} 1 a v}}{4}=\frac{P_{\mathrm{in}}}{4 u_{\mathrm{in}}}  \tag{21}\\
I_{\mathrm{S} 2}=\frac{1}{2} I_{1 \mathrm{~m}} \sqrt{f_{\mathrm{Sn}}}=\frac{\pi P_{\mathrm{in}}}{4 U_{\mathrm{in}} \sqrt{f_{\mathrm{Sn}}}}, I_{\mathrm{S} 4}=\frac{1}{4} I_{1 \mathrm{~m}} \sqrt{f_{\mathrm{Sn}}}=\frac{\pi P_{\mathrm{in}}}{8 U_{\mathrm{in}} \sqrt{f_{\mathrm{Sn}}}} \tag{22}
\end{gather*}
$$

For the LSCVMa, we have:

$$
\begin{equation*}
I_{S 1 \mathrm{av}}=I_{D 1 \mathrm{av}}=\frac{P_{\mathrm{in}}}{2 U_{\mathrm{in}}}, I_{S 3 \mathrm{av}}=I_{D 3 \mathrm{av}}=\frac{P_{\mathrm{in}}}{4 U_{\mathrm{in}}} \tag{23}
\end{equation*}
$$

Conduction losses, $\Delta P \mathrm{c}$, in both converters are

$$
\begin{equation*}
\Delta P_{\mathrm{c}}=\sum_{k} r_{k} I_{S k}^{2}+\sum_{l} \Delta U_{D l} I_{D l a v}+\sum_{m} \Delta U_{S m} I_{S m a v}+\sum_{n} r_{T} I_{n}^{2} \tag{24}
\end{equation*}
$$

where $r_{k}$ denotes the total resistance of the branch with MOSFET transistor $S_{k}(k=2,4)$, including the resistance of the transistor. $\Delta U_{D l}$ is the voltage drop across diode $D_{l}, \Delta U_{S m}$ is the voltage drop across IGBT transistor $S_{m}, r_{T}$ is the resistance of each circuit with an IGBT transistor, and $I_{n}$ is its rms current.

It is assumed that the voltage drops across the devices remain constant in the conducting state.
We assume that all the resistances and voltage drops are the same, i.e.

$$
\begin{equation*}
r_{2}=r_{4}=r, \Delta U_{S 1}=\Delta U_{S 2}=\Delta U_{S}, \Delta U_{D 1}=\Delta U_{D 2}=\Delta U_{D 3}=\Delta U_{D 4}=\Delta U_{D \text { out }}=\Delta U_{D} \tag{25}
\end{equation*}
$$

The efficiency of the LSCVMa converter can be calculated as follows. The resistive losses in the circuits containing IGBTs are:

$$
\begin{equation*}
\Delta P_{\mathrm{c} 2}=r_{T} I_{L 11}^{2}+2 r_{T} I_{\mathrm{L} 31}^{2}=\frac{3 \pi^{2} P_{\mathrm{in}}^{2} r_{T}}{32 U_{\mathrm{in}}^{2} f_{\mathrm{Sn}}} \tag{26}
\end{equation*}
$$

Taking (21)-(26) into account, the conduction losses can be presented as

$$
\begin{equation*}
\Delta P_{\mathrm{c}}=\frac{5 \pi^{2} P_{\mathrm{in}}^{2} r}{64 U_{\mathrm{in}}^{2} f_{\mathrm{Sn}}}+\frac{3 \pi^{2} P_{\mathrm{in}}^{2} r_{T}}{32 U_{\mathrm{in}}^{2} f_{\mathrm{Sn}}}+\frac{3 P_{\mathrm{in}}}{2 U_{\mathrm{in}}}\left(\Delta U_{D}+\frac{1}{2} \Delta U_{S}\right) \tag{27}
\end{equation*}
$$

The turn-off switching loss is zero, due to the ZCS switching. However, there is a turn-on switching loss, associated with charging and discharging the transistors' output capacitances. The total switching power loss, $\Delta P_{\text {sw }}$, is

$$
\begin{equation*}
\Delta P_{\mathrm{sw}}=\Delta W_{\mathrm{sw}} f_{\mathrm{S}}=\Delta P_{\mathrm{sw} 0} f_{\mathrm{Sn}} \tag{28}
\end{equation*}
$$

where $\Delta W_{\mathrm{sw}}$ is the energy lost at turn-on in the transistor's resistances in a single switching cycle, and $\Delta P_{\mathrm{sw} 0}=\Delta W_{\mathrm{sw}} \cdot f_{0}$ is power loss at resonant frequency. A way of calculating these losses is presented in Reference [31].

The efficiency is (Equations (27) and (28))

$$
\begin{equation*}
\eta=1-\frac{\Delta P_{\mathrm{c}}}{P_{\mathrm{in}}}-\frac{\Delta P_{\mathrm{sw}}}{P_{\mathrm{in}}}=1-\frac{5 \pi^{2} P_{\mathrm{in}}^{2} r}{64 U_{\mathrm{in}}^{2} f_{\mathrm{Sn}}}-\frac{3 \pi^{2} P_{\mathrm{in}}^{2} r_{T}}{32 U_{\mathrm{in}}^{2} f_{\mathrm{Sn}}}-\frac{3 P_{\mathrm{in}}}{2 U_{\mathrm{in}}}\left(\Delta U_{D}+\frac{1}{2} \Delta U_{S}\right)-\frac{\Delta W_{\mathrm{sw}} f_{\mathrm{S}}}{P_{\mathrm{in}}} \tag{29}
\end{equation*}
$$

Introducing normalized quantities:

$$
\begin{equation*}
r_{\mathrm{n}}=\frac{r}{U_{\mathrm{in}}^{2} / P_{\mathrm{in}}}, r_{T \mathrm{n}}=\frac{r_{T}}{U_{\mathrm{in}}^{2} / P_{\mathrm{in}}}, \Delta U_{D \mathrm{n}}=\frac{\Delta U_{D}}{U_{\mathrm{in}}}, \Delta U_{S \mathrm{n}}=\frac{\Delta U_{S}}{U_{\mathrm{in}}}, \Delta P_{\mathrm{sw} 0 \mathrm{n}}=\frac{\Delta P_{\mathrm{sw} 0}}{P_{\mathrm{in}}} \tag{30}
\end{equation*}
$$

We can simplify the efficiency formula to the form

$$
\begin{equation*}
\eta=1-\frac{5 \pi^{2} r_{\mathrm{n}}}{64 f_{\mathrm{Sn}}}-\frac{3 \pi^{2} r_{T \mathrm{n}}}{32 f_{\mathrm{Sn}}}-\frac{3}{2}\left(\Delta U_{D \mathrm{n}}+\frac{1}{2} \Delta U_{S \mathrm{n}}\right)-\Delta P_{\mathrm{SW} 0 \mathrm{n}} f_{\mathrm{Sn}} \tag{31}
\end{equation*}
$$

The efficiency of the LSCVMb can be calculated with the use of the following components:

$$
\begin{equation*}
I_{S 1 \mathrm{av}}=I_{D 1 \mathrm{av}}+I_{D 3 \mathrm{av}}=\frac{3 P_{\mathrm{in}}}{4 U_{\mathrm{in}}}, I_{D 4 \mathrm{av}}=I_{D 1 \mathrm{av}}=\frac{P_{\mathrm{in}}}{2 U_{\mathrm{in}}} \tag{32}
\end{equation*}
$$

where $D_{4}$ is the LSCVMb additional diode (Figure 1b).
Conduction losses, $\Delta P \mathrm{c}$, of LSCVMb are as follows:

$$
\begin{equation*}
\Delta P_{\mathrm{C}}=\frac{5 \pi^{2} P_{\mathrm{in}}^{2} r}{64 U_{\mathrm{in}}^{2} f_{\mathrm{Sn}}}+\frac{3 \pi^{2} P_{\mathrm{in}}^{2} r_{T}}{32 U_{\mathrm{in}}^{2} f_{\mathrm{Sn}}}+\frac{P_{\mathrm{in}}}{U_{\mathrm{in}}}\left(2 \Delta U_{D}+\frac{3}{4} \Delta U_{S}\right) \tag{33}
\end{equation*}
$$

and the efficiency of the LSCVMb is

$$
\begin{equation*}
\eta=1-\frac{5 \pi^{2} r_{\mathrm{n}}}{64 f_{\mathrm{Sn}}}-\frac{3 \pi^{2} r_{T \mathrm{n}}}{32 f_{\mathrm{Sn}}}-\left(2 \Delta U_{D \mathrm{n}}+\frac{3}{4} \Delta U_{\mathrm{Sn}}\right)-\Delta P_{\mathrm{SW} 0 \mathrm{n}} f_{\mathrm{Sn}} \tag{34}
\end{equation*}
$$

It can be seen from (30), (31), and (34) that the impact of the voltage drops across the diodes on the efficiency depends only on the ratio of these voltage drops to the supply voltage. The impact of the losses in the resistances is more complex. They increase with rising resistances and rising power, and decrease with rising input voltage and frequency $f_{\mathrm{S}}$. Switching losses are proportional to switching frequency $f_{S}$.

The relationship between the efficiency and normalized frequency $f_{\mathrm{Sn}}=f_{\mathrm{S}} / f_{0}$ for three values of $r_{\mathrm{n}}(30): 0.016,0.0304$, and $0.040, \Delta U_{D \mathrm{n}}(30)=0.008$ for the LCSCVMa and the LCSCVMb is shown in Figure 12. The value of $r_{\mathrm{n}}=0.0304$ corresponds to, e.g., $U_{\text {in }}=50 \mathrm{~V}, P_{\text {in }}=200 \mathrm{~W}, L=500 \mathrm{nH}$, $C=1.5 \mu \mathrm{~F}, r=380 \mathrm{~m} \Omega$, and $\Delta U_{D \mathrm{n}}$ is equal to 0.008 for, e.g., $\Delta U_{D}=0.40 \mathrm{~V}$ and $U_{\mathrm{in}}=50 \mathrm{~V}$. The value of relative switching losses $P_{\text {sw0n }}(30)=0.0101$ (Figure 12b) is valid, e.g., for $\Delta W_{\text {sw }}(28)=11 \mu \mathrm{~J}$, $f_{0}=183.8 \mathrm{kHz}$, and $P_{\text {in }}=200 \mathrm{~W}$. The efficiency of the LCSCVMb is slightly lower. In both cases, it increases with increasing normalized frequency, $f_{\mathrm{Sn}}$, and strongly depends on the circuit parasitic resistances. Therefore, it is important to minimize them, and use transistors with low values of $R_{\mathrm{DS}}$ (on) and $V_{\mathrm{CE}(\mathrm{on})}$.


Figure 12. Theoretical charts of efficiency vs. $f_{\mathrm{Sn}}=f_{\mathrm{S}} / f_{0}$ for three values of $r_{\mathrm{n}}: 0.016,0.0304$, and 0.040 , and $\Delta U_{\mathrm{Dn}}=0.008:(\mathbf{a})$ LCSCVMa at switching losses $\Delta P_{\text {sw0n }}=0.0138,(\mathbf{b})$ LCSCVMb at switching losses $\Delta P_{\text {sw0n }}=0.0101$.

The efficiency can be computed in a similar way for the other switching strategies. However, the calculations will be more complex in the case of the strategies with more than 2 stages.

## 4. Experimental Verification

This chapter presents the experimental results of the LCSCVMb converter operation. All the tests were carried out under switching strategy C5. The experimental verification confirms the proper operation of the converter, according to its concept. The measured voltage gain was on the expected level, and all the relevant waveforms were consistent with the simulation results as well.

### 4.1. Experimental Setup

All the parameters of the converter used during the experimental research, as well as a photograph of the investigated converter, are collected in Table 5. The parameters of the experimental setup correspond to the simulation model, and the major difference can be found in the inductance of the planar PCB choke. The switching frequency in the experimental measurements has been adjusted to the oscillation period of the switched capacitor currents and differs from the value selected for the simulation tests. An IGBT switch was selected as $S_{1}$ in the LSCVMb, as this switch conducts the total charging current. This current can be significant, especially when the converter contains a larger number of the switching cells. In order to generate appropriate control signals, an FPGA evaluation board (INTEL DE0) was utilized. The basic clock frequency of this device was set at 200 MHz , and the time resolution of the generated signals was 5 ns . The test setup is an example design of the converter prepared for the purpose of research, to verify its concepts and feasibility. The tests were conducted with 50 V at the input; however, the voltage range as well as power and the design concept can be rescaled to the parameters of a target application. Moreover, it is important that the prospective applications of the non-isolated DC-DC converter should comply with safety standards.

Table 5. The most important parameters of the laboratory converter.

| Parameter | Value | The Laboratory Setup |
| :---: | :---: | :---: |
| Input voltage | 50 V |  |
| Output load | 200 W |  |
| Switching frequency | 133 kHz |  |
| Resonant capacitors | $1.5 \mu \mathrm{~F}$ (KEMET R76 series) | 1-2 |
| Resonant inductances | Planar chokes: $L=500 \mathrm{nH}, R_{\text {ESR }}=18 \mathrm{~m} \Omega$ @ 100 kHz | , |
| Transistors | IKB15N65EH5 ( $\left.V_{\mathrm{DS}}=650 \mathrm{~V}, V_{\mathrm{CE}}=1.65 \mathrm{~V}\right)$ as $S_{1}$ IPB50R140CP $\left(V_{\mathrm{DS}}=550 \mathrm{~V}, R_{\mathrm{DSon}}=0.14 \Omega\right)$ as $S_{2}$ and $S_{4}$ |  |
| Diodes | STTH30L06G ( $\left.I_{\mathrm{F}}=30 \mathrm{~A}, V_{\mathrm{F}}=1.0 \mathrm{~V}, V_{\mathrm{RRM}}=600 \mathrm{~V}\right)$ |  |
| PCB | 2 layers, $35 \mu \mathrm{~m}$ |  |
| Laboratory equipment | Digital scope: Tektronix MDO3104, current probes: Tektro measurement), Rogowsky coil (switch current measure THDP0200 200 MHz, Tektronix P5205 100 MHz, powe | P0030 150 MHz (input current ) voltage probes: Tektronix yzer: Yokogawa WT 1801 |

### 4.2. Test Results

Figure 13a,b presents the waveforms of the switching signals with the input and output current. They confirm that the converter operates correctly according to strategy C5. From the waveforms presented in Figure 13c, it follows that the converter boosts the input voltage. The measured voltage ratio is 3.65 . Figure 13d, e presents the input current waveform and the voltages across the resonant capacitors. From the waveforms presented in Figure 13d, the average voltage across the capacitors can be seen. To demonstrate more clearly the magnitude of the oscillation around the average voltage value of each resonant capacitor, the voltage traces in AC coupling mode were recorded as well (Figure 13e). Figure 13f presents voltage stresses across the switches. From these results, it follows that the voltage
stresses on switches are significantly below the output voltage of the converter, which is very favorable from the switching losses standpoint.


Figure 13. A set of recorded waveforms during experimental tests: (a) Switching signals of transistors and the input current, (b) input and output current of the converter on the background of switching signals, (c) input and output waveforms of the converter (current and voltage traces), (d) converter input current and voltages across resonant capacitors recorded in DC coupling mode, (e) converter input current and voltages across resonant capacitors recorded in AC coupling mode, and (f) voltage stresses across the switches on the background of converter input current. Switching strategy C5.

During the experimental research, the basic operation concept of the investigated converter has been checked. Furthermore, the working correctness of the examined device under different output loads was verified. The tests were carried out for three output load values: 62, 146, and 290 W, focusing especially on the transistor currents and voltages. Figure 14 present the results of the conducted tests
for different output load conditions. From the results, it follows that the converter operates properly in low and medium load conditions.


Figure 14. Waveforms of the input current as well as the currents and voltages across switches, during experimental test proceeded with different values of converter output power: (a-c) $P_{\text {out }}=62 \mathrm{~W}, 2 \mathrm{~A} / \mathrm{div}$, $100 \mathrm{~V} / \mathrm{div},(\mathbf{d}-\mathbf{f}) P_{\text {out }}=146 \mathrm{~W}, 5 \mathrm{~A} /$ div, $100 \mathrm{~V} / \mathrm{div},(\mathrm{g}-\mathbf{i}) P_{\text {out }}=290 \mathrm{~W}, 10 \mathrm{~A} /$ div, $100 \mathrm{~V} /$ div. Switching strategy C5.

Figure 15 presents the results of the spectral analysis calculated for the input and output currents. The calculations have been carried out with the use of MATLAB software, based on the recorded experimental data. The data was collected by the digital oscilloscope (Tektronix MDO3104) with the sampling rate of $1 \mathrm{MS} / \mathrm{s}$.


Figure 15. Results of spectral analysis for: (a) The input current and (b) the output current.

The experimental results of the output voltage of the LCSCVMb converter and its efficiency are presented in Figure 16. The efficiency is on an acceptable level. The voltage and efficiency drop versus power is typical for such SC-based converters, and results from their resistive losses. It should be noticed that the presented experimental setup is optimized towards the converter cost reduction. It was designed on a two-layer PCB of $35 \mu \mathrm{~m}$. To increase the efficiency by reducing the parasitic resistance, a more expensive PCB and switches can be selected.


Figure 16. Experimental and simulation results for LSSCVMb under strategy C 5 at $U_{\text {in }}=50 \mathrm{~V}$, $f_{\mathrm{S}}=133 \mathrm{kHz}$ : (a) Measured output voltage $U_{\text {out }}$ vs. $P_{\text {out }},(\mathbf{b})$ measured efficiency vs. $P_{\text {out }}$ with comparison to theoretical results obtained from (34) for $r=380 \mathrm{~m} \Omega, V_{\mathrm{F}}=400 \mathrm{mV}, V_{\mathrm{CE}(\mathrm{on})}=1 \mathrm{~V}, W_{\mathrm{sW}}=11 \mu \mathrm{~J}$.

## 5. Conclusions

The presented concepts of the new topologies, as well as the comparison of parameters presented in Table 3, and charts in Figures 8-10, lead to the following conclusions:

- The major idea of the proposed new converters is based on the elimination of the number of switches in a voltage multiplier (SCVM), while maintaining its proper operation. By the modification of an SCVM, the new topology concepts LCSCVMa and LCSCVMb were proposed, with a reduced number of switching cells and redesigned functions of the diodes. Depending on the technology of practical implementation, either of these converters can be more attractive than the other.
- Various switching strategies are possible for the converters, which affect the parameters of operation related to switching losses and the sizing of the passive components of the converter, but also the required input and output filters.
- The converter operates properly with a wide range of output loads.
- From the compared results, it follows that the most effective topology, the LCSCVMb, can operate with nearly the lowest parameters of AC component in the voltages on capacitors, and the highest frequency in the input and output current. This allows for a reduction of the converter volume, especially by optimizing the input and output filters.
- The discussed converters demonstrated an improvement in the SCVM topology, which may result in a prospective cost reduction.

Author Contributions: Conceptualization, R.S.; methodology, R.S. and Z.W.; software, R.S., Z.W. and S.F.; validation, R.S., Z.W. and S.F.; formal analysis, R.S. and Z.W.; investigation, R.S., Z.W. and S.F.; resources, R.S.; data curation, R.S., Z.W. and S.F.; writing-original draft preparation, R.S., Z.W. and S.F.; writing-review and editing, visualization, supervision, R.S., Z.W. and S.F.; project administration, R.S. All authors have read and agreed to the published version of the manuscript.
Funding: This research received no external funding.
Conflicts of Interest: The authors declare no conflict of interest.

## References

1. Ioinovici, A. Switched-capacitor power electronics circuit. IEEE Circuits Syst. Mag. 2001, 1, 37-42. [CrossRef]
2. Tofoli, F.L.; de Castro Pereira, D.; de Paula, W.J.; Júnior, D.S.O. Survey on non-isolated high-voltage step-up dc-dc topologies based on the boost converter. IET Power Electron. 2015, 8, 2044-2057. [CrossRef]
3. Forouzesh, M.; Siwakoti, Y.P.; Gorji, S.A.; Blaabjerg, F.; Lehman, B. Step-Up DC-DC Converters: A Comprehensive Review of Voltage-Boosting Techniques, Topologies, and Applications. IEEE Trans. Power Electron. 2017, 32, 9143-9178. [CrossRef]
4. Wu, G.; Ruan, X.; Ye, Z. Nonisolated High Step-Up DC-DC Converters Adopting Switched-Capacitor Cell. IEEE Trans. Ind. Electron. 2015, 62, 383-393. [CrossRef]
5. Li, W.; He, X. Review of Nonisolated High-Step-Up DC/DC Converters in Photovoltaic Grid-Connected Applications. IEEE Trans. Ind. Electron. 2011, 58, 1239-1250. [CrossRef]
6. Raghavendra, K.V.G.; Zeb, K.; Muthusamy, A.; Krishna, T.N.V.; Kumar, S.V.S.V.P.; Kim, D.-H.; Kim, M.-S.; Cho, H.-G.; Kim, H.-J. A Comprehensive Review of DC-DC Converter Topologies and Modulation Strategies with Recent Advances in Solar Photovoltaic Systems. Electronics 2020, 9, 31. [CrossRef]
7. Liu, W.; Niazi, K.A.K.; Kerekes, T.; Yang, Y. A Review on Transformerless Step-Up Single-Phase Inverters with Different DC-Link Voltage for Photovoltaic Applications. Energies 2019, 12, 3626. [CrossRef]
8. Xiao, H. Overview of Transformerless Photovoltaic Grid-Connected Inverters. IEEE Trans. Power Electron. 2020, 36, 533-548. [CrossRef]
9. Alluhaybi, K.; Batarseh, I.; Hu, H. Comprehensive Review and Comparison of Single-Phase Grid-Tied Photovoltaic Microinverters. IEEE J. Emerg. Sel. Top. Power Electron. 2020, 8, 1310-1329. [CrossRef]
10. Tran, V.-T.; Nguyen, M.-K.; Choi, Y.-O.; Cho, G.-B. Switched-Capacitor-Based High Boost DC-DC Converter. Energies 2018, 11, 987. [CrossRef]
11. Lee, J.; Jeong, Y.; Han, B. An Isolated DC/DC Converter Using High-Frequency Unregulated LLC Resonant Converter for Fuel Cell Applications. IEEE Trans. Ind. Electron. 2011, 58, 2926-2934. [CrossRef]
12. Cao, D.; Peng, F.Z. A family of zero current switching switched-capacitor dc-dc converters. In Proceedings of the 2010 25th Annual IEEE Applied Power Electronics Conference and Exposition (APEC), Palm Springs, CA, USA, 21-25 February 2010; pp. 1365-1372.
13. Waradzyn, Z.; Stala, R.; Mondzik, A.; Penczek, A.; Skala, A.; Pirog, S. Efficiency analysis of MOSFET-based air-choke resonant DC-DC step-up switched-capacitor voltage multipliers. IEEE Trans. Ind. Electron. 2017, 64, 8728-8738. [CrossRef]
14. Penczek, A.; Mondzik, A.; Waradzyn, Z.; Stala, R.; Skała, A.; Piróg, S. Switching strategies of a resonant switched-capacitor voltage multiplier. In Proceedings of the 2017 19th European Conference on Power Electronics and Applications (EPE' 17 ECCE Europe), Warsaw, Poland, 11-14 September 2017; pp. 1-10.
15. Xie, W.; Li, S.; Zheng, Y.; Smedley, K.; Wang, J.; Ji, Y.; Yu, J. A Step-up Series-parallel Resonant Switched-capacitor Converter with Extended Line Regulation Range. In Proceedings of the 2019 IEEE Applied Power Electronics Conference and Exposition (APEC), Anaheim, CA, USA, 17-21 March 2019; pp. 2150-2154.
16. Stala, R.; Waradzyn, Z.; Mondzik, A.; Penczek, A.; Skała, A. DC-DC High Step-up Converter with Low Count of Switches Based on Resonant Switched-Capacitor Topology. In Proceedings of the 2019 21st European Conference on Power Electronics and Applications (EPE' 19 ECCE Europe), Genova, Italy, 3-5 September 2019; pp. 1-10.
17. Xie, H.; Li, R. A Novel Switched-Capacitor Converter with High Voltage Gain. IEEE Access 2019, 7, 107831-107844. [CrossRef]
18. Lei, H.; Hao, R.; You, X.; Li, F. Nonisolated High Step-Up Soft-Switching DC-DC Converter with Interleaving and Dickson Switched-Capacitor Techniques. IEEE J. Emerg. Sel. Top. Power Electron. 2020, 8, 2007-2021. [CrossRef]
19. He, L.; Zheng, Z. High step-up DC-DC converter with switched-capacitor and its zero-voltage switching realization. IET Power Electron. 2017, 10, 630-636. [CrossRef]
20. Chen, M.; Li, K.; Hu, J.; Ioinovici, A. Generation of a Family of Very High DC Gain Power Electronics Circuits Based on Switched-Capacitor-Inductor Cells Starting from a Simple Grap. IEEE Trans. Circuits Syst. 2016, 63, 2381-2392. [CrossRef]
21. Kawa, A.; Stala, R. A multilevel switched capacitor DC-DC converter. An analysis of resonant operation conditions. Power Electron. Drives 2016, 1, 35-53.
22. Kawa, A.; Stala, R. SiC-Based Bidirectional Multilevel High-Voltage Gain Switched-Capacitor Resonant Converter with Improved Efficiency. Energies 2020, 13, 2445. [CrossRef]
23. Li, S.; Zheng, Y.; Wu, B.; Smedley, K.M. A Family of Resonant Two-Switch Boosting Switched-Capacitor Converter with ZVS Operation and a Wide Line Regulation Range. IEEE Trans. Power Electron. 2018, 33, 448-459. [CrossRef]
24. Qian, W.; Cao, D.; Cintron-Rivera, J.G.; Gebben, M.; Wey, D.; Peng, F.Z. A Switched-Capacitor DC-DC Converter with High Voltage Gain and Reduced Component Rating and Count. IEEE Trans. Ind. Appl. 2012, 48, 1397-1406. [CrossRef]
25. Xiong, S.; Tan, S. Cascaded High-Voltage-Gain Bidirectional Switched-Capacitor DC-DC Converters for Distributed Energy Resources Applications. IEEE Trans. Power Electron. 2017, 32, 1220-1231. [CrossRef]
26. Stala, R.; Piróg, S. DC-DC boost converter with high voltage gain and a low number of switches in multisection switched capacitor topology. Arch. Electr. Eng. 2018, 67, 617-627.
27. Kumar, A.; Wang, Y.; Pan, X.; Raghuram, M.; Singh, S.K.; Xiong, X.; Tripathi, A.K. Switched-LC Based High Gain Converter with Lower Component Count. IEEE Trans. Ind. Appl. 2020, 56, 2816-2827. [CrossRef]
28. Li, S.; Smedley, K.M.; Caldas, D.R.; Martins, Y.W. Hybrid Bidirectional DC-DC Converter with Low Component Counts. IEEE Trans. Ind. Appl. 2018, 54, 1573-1582. [CrossRef]
29. Waradzyn, Z.; Stala, R.; Skała, A.; Mondzik, A.; Penczek, A. A cost-effective resonant switched-capacitor dc-dc boost converter-Experimental results and feasibility model. Power Electron. Drives 2018, 3, 75-83. [CrossRef]
30. Wu, G.; Ruan, X.; Ye, Z. High Step-Up DC-DC Converter Based on Switched Capacitor and Coupled Inductor. IEEE Trans. Ind. Electron. 2018, 65, 5572-5579. [CrossRef]
31. Kazimierczuk, M.K.; Czarkowski, D. Resonant Power Converters, 2nd ed.; Wiley: Hoboken, NJ, USA, 2011.

Publisher's Note: MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.

