

Article

One Cycle Control of a PWM Rectifier a New Approach

Rodrigo De A. Teixeira ^{1,†} , Werbet L. A. Silva ^{1,†} , Guilherme A. P. De C. A. Pessoa ^{1,†} ,
Joao T. Carvalho Neto ^{2,†} , Elmer R. L. Villarreal ^{3,†} , Andrés O. Salazar ^{1,*,†}  and
Alberto S. Lock ^{4,†} 

¹ Department of Computer Engineering and Automation, Federal University of Rio Grande do Norte (DCA-UFRN), Natal 59072-970, Brazil; rodrigoandradeteixeira@gmail.com (R.D.A.T.); werbethluizz@hotmail.com (W.L.A.S.); guilhermepillon@hotmail.com (G.A.P.D.C.A.P.)

² The Federal Institute of Education, Science and Technology of Rio Grande do Norte (IFRN), Natal 59015-000, Brazil; joao.teixeira@ifrn.edu.br

³ Department of Natural Sciences, Mathematics, and Statistics, Federal Rural University of Semi-Arid (DCME-UFERSA), Mossoro 59625-900, Brazil; elmerllanos@ufersa.edu.br

⁴ Renewable and Alternative Energy Center (CEAR-UFPB), João Pessoa, PB 58051-900, Brazil; aslock@cear.ufpb.br

* Correspondence: andres@dca.ufrn.br

† These authors contributed equally to this work.

Received: 1 September 2020; Accepted: 3 October 2020; Published: 21 October 2020



Abstract: This paper analyzes a Digital Signal Processor (DSP) based One Cycle Control (OCC) strategy for a Power Factor Corrector (PFC) rectifier with Common-mode Voltage (CMV) immunity. It is proposed a strategy that utilizes an emulated-resistance-controller in closed-loop configuration to set the dc-link voltage to achieve unity power factor (UPF). It is shown that if the PFC can achieve UPF condition and if the phase voltage is only affected by CMV, then phase current is free from CMV, as well as a lead-lag compensator (LLC) to average phase current.

Keywords: power factor corrector; one cycle control; common-mode voltage; common-mode current

1. Introduction

One-Cycle Control (OCC) is a nonlinear control theory proposed by [1] able to control switching converters with only one switching cycle. The controller achieves instantaneous dynamic control of an average value of the switching variables after a transient. The most important feature of OCC is the control of the carrier amplitude, in contrast to Pulse Width Modulation, which controls the variable. The OCC technique provides: low complexity, low-cost implementation, disturbance rejection, robustness, good stability and fast dynamic response. OCC based controllers have been widely used to control power factor correction and it has been applied in modular multilevel converters [2], grid-tied single-stage buck-boost DC-AC micro-inverters [3], Vienna Rectifiers [4], novel multi-converter-based unified power quality conditioners (MCB-UPQC) [5] and analysis of harmonics, energy consumption and power quality of light-emitting diode lamps equipped in building lighting systems [6]. The literature also presents a novel, two-stage and hybrid approach based on variational mode decomposition (VMD) and the deep stochastic configuration network (DSCN) for power quality (PQ) disturbances detection and classification in power systems [7]. In the field of power quality, two of the most significant concerns are harmonic currents and power factor (PF) caused by nonlinear loads. While the former may cause false triggering of protection devices and bad functioning of motors and transformers, the later reduces available active power at the utility grid. The past few decades have witnessed extensive studies on power quality, mainly to satisfy specific standards,

i.e., IEEE 519-1992 [8], which recommend limiting harmonics distortion. In order to solve these issues for end-consumer, a PWM rectifier can be used to substitute each nonlinear load by an active resistance seen from the utility grid [9]. Hence, this rectifier always tries to achieve unity power factor. If the grid voltage is sinusoidal, then the current drawn by the rectifier must be sinusoidal and in phase with the voltage, avoiding any current harmonics. Several methods have been proposed to achieve UPF in PWM rectifiers based on the enhanced control-loops concept [10], such as: inner current loop, instantaneous power loop and outer voltage loop. To force the phase-current to follow voltage loop reference it is necessary to sense three-phase voltages, a DC-link voltage, three-phase currents [11] and in some cases, the use of a phase-locked loop (PLL) to guarantee voltage and current synchronization [12]. The control techniques based on this concept use space vector modulation (SVM), Park/Clarke transformations and control coupled terms such as: voltage oriented control (VOC) [13], direct power control (DPC) [14], model predictive control (MPC) [15], deadbeat control [16], fuzzy control [17] and neural networks [18]. Nevertheless, these methods are time-consuming, as they rely on system parameters, requiring complicated online calculation. Resistance-emulation is another technique employed in PWM rectifiers, generally using average value and PWM modulators. In this technique is always assumed that UPF is already achieved. There are two main methods based on open-loop and closed-loop controls [9]. Open-loop methods control the estimated emulated-resistance assuming a fixed value [19] while closed-loop methods adjust the emulated-resistance value by feedback [20]. Although these techniques were proposed for single-phase boost converters with diode rectifiers, they are complicated to implement as they employ the four arithmetical operations.

The One Cycle Control is a kind of open-loop method, originally proposed as a hardware technique [21] (Figure 1a) implemented either by a few commercial ICs or just a single chip as a cost-effective solution. It uses a variable sawtooth-carrier-amplitude (Figure 1b) and only adding and subtracting operations, contributing to its arithmetic simplicity and performing its control tasks in the only one switching cycle, therein the name OCC, despite this technique was also proposed for three-phase, six power-switches boost-converter. The OCC technique does not use neither phase-locked-loop (PLL) nor Park/Clarke transformations, which allows a fast dynamic system response while satisfying the UPF condition. Moreover, it eliminates the need of three grid-voltage sensors, which adds control and hardware simplicity. Although this technique was applied several times in active power filters (APF) [22,23], in flexible ac transmission systems (FACTS) [24] and in photovoltaic grid-connected inverters (GCI) [25–27], the OCC has presented such serious instability problems [21,28,29]. To solve these issues it was necessary to add extra circuitry sacrificing control and hardware simplicity.




Figure 1. (a) Hardware OCC. (b) Associate waveforms. (c) Software-OCC. (d) Associate waveforms.

In order to preserve the control and hardware simplicity, the OCC was emulated in a DSP system. A DSP-based software-OCC was proposed in [30] based on the scheme shown on the Figure 1c. This version enhances OCC with DSP calculation capability and uses closed-loop resistance emulation. Then, the software offers more possibilities to apply the OCC to the most complex control issues than those of hardware [31–33]. Besides, unlike enhanced-loops methods mentioned above [11–18] The software-OCC does not use PLL, Park/Clarke transformations or online parameter calculations, therefore, it achieves some control simplicity. However, it was not reported any further analysis, in spite DSPs have already applicated to OCC as a control core, i.e., for motor drivers [34,35] and photovoltaics [27], while OCC runs as a sort of auxiliary circuit. Previous treatments to solve stability problems at no-load have sacrificed OCC simplicity once they use an additional bulky resistor at DC-link [21,29]. Instead, in order to decrease current distortion, an artificial phase-current was created [36–38]. However, despite the efforts, instability remains when load current falls below a certain limit [24,39,40]. On the other side, due to a lack of PLL synchronization, OCC has experienced PF derating at high-load [21,29,37–39]. To avoid this, OCC has sacrificed its simplicity again as they use input voltage multiplexers, and other additional analog and logic circuits [23,24,39–41], requiring the knowledge of 600 angular sectors and to select positive and negative peak voltages as reference current vectors. In [28,42], it was also necessary to sacrifice OCC simplicity by adding a few analog multipliers and heavy and bulky inductors (10 mH), but sacrificing the cost-effectiveness of OCC solution. Hence, despite all the efforts, it is apparent that, to date, OCC has been not able, whatsoever, to solve its own problems fully. Above all, even though a few hardware methods have solve partially OCC stability issues at no-load [21,36–38,42] and at high-load [28,39–41], they were never reported working together over a wide load range. Thus, one of the paper’s major contributions is to present a simple and stable DSP based OCC system working at no-load and high-load considering that the proposed digital implementation presents improvements related to hardware-OCC systems. Thus, one of the paper’s major contributions is to present a simple and stable OCC system working at no-load and high-load.

In this paper, analysis, simulation, and experimental results prove, based on the resistance-emulated controller [30], that software-OCC does not possess instability issues and preserves OCC simplicity and dynamical response, also satisfying UPF condition. The paper is organized as follows: Section 2 presents a review of software-OCC fundamentals. Section 3 shows OCC issues and discusses software-OCC solving method. Section 4 depicts DSP implementation and discusses the cost-effectiveness of software-OCC. Simulation and experimental results are shown in Section 5. Conclusions are shown in Section 6 .

2. Fundamentals of Software-OCC

Software-OCC is a PWM, where an average phase-current compares to carrier and control system is integrated into the modulator, similar to hardware-OCC of (Figure 1c) [21]. Nevertheless, unlike hardware-OCC, this version is not a circuit, but a software. Hence, software-OCC implements OCC features by programming embedded DSP devices and using just a few equations. However, a high-performance OCC system is obtained, as using a high-frequency DSP, the one switching-cycle control can be guaranteed. (Figure 2) displays a three-phase, IGBT PWM rectifier. As in hardware-OCC, it is assumed that,

- The switching frequency f_c is much higher than line frequency f , hence the switching period T_c is much lower than the line period T , so $f_c \gg f$ and $T_c \ll T$.
- The switches in each leg operate in a complementary fashion, i.e., the duty cycle for the upper and bottom switch is d_g and $d_{gn} = (1 - d_g)$, respectively ($g = a, b, c$), $0 < d_g < 1$.
- Input impedance seen from the grid is a resistance, similar to the resistance emulation concept in [9]. Besides, software-OCC, (Figure 1c), presents the following differences from hardware-OCC.
 - (i) Multipliers and dividers presence, as they are not much DSP time-consuming [43].

- (ii) The average method, i.e., a LLC (Figure 1c) decreases the delay response caused by the lagging part, using a leading constant.
- (iii) Carrier generation uses a triangular waveshape, (Figure 1d), instead of a sawtooth carrier in the hardware OCC.
- (iv) Fixed amplitude carrier due of a software DSP limitation.
- (v) Closed-loop emulated resistance-control, guaranteeing UPF by feedback.
- (vi) Use of limiters at resistance control output.

Except for the item (iv), these differences result of the superior software-DSP-calculation capability over hardware technique.




Figure 2. Three phase, PWM rectifier.

Applying Kirchhoff voltage law to the $r - L$ branch in the Figure 2, where r is inductor resistance, L is inductor inductance; v_{Sg} and i_g are grid voltage and phase current, respectively; v_{GN} is pole voltage ($G = A, B, C$), O is the middle point of dc-link capacitors C_1 and C_2 , v_{NO} is the voltage between neutral of the utility grid and middle point O of dc-link voltage, and V_0 and I_0 are load voltage and current respectively.

$$\begin{aligned}
 v_{S_a} - r i_a - L \frac{d i_a}{d t} &= v_{A N} + v_{N O} \\
 v_{S_b} - r i_b - L \frac{d i_b}{d t} &= v_{B N} + v_{N O} \\
 v_{S_c} - r i_c - L \frac{d i_c}{d t} &= v_{C N} + v_{N O}
 \end{aligned} \tag{1}$$

Analysis of Voltage v_{NO}

The expressions given by (1), it is apparent that to obtain an exact expression for phase-current, it is necessary to find an analytical expression for voltage v_{NO} . However, although some previous works indicate that this voltage does not depend on grid frequency [13,44], the mathematical proof is missing. It is always possible to bypass the problem by assuming some control strategy, as it allows additional simplifications [45,46]. Hence, considering a balanced system:

$$\begin{aligned}
 v_{S_a} + v_{S_b} + v_{S_c} &= 0 \\
 i_a + i_b + i_c &= 0
 \end{aligned} \tag{2}$$

Grid voltages are given by:

$$\begin{aligned}
 v_{S_a} &= V_p \cos \omega t \\
 v_{S_b} &= V_p \cos \left(\omega t - \frac{2\pi}{3} \right) \\
 v_{S_c} &= V_p \cos \left(\omega t + \frac{2\pi}{3} \right)
 \end{aligned} \tag{3}$$

where V_p is voltage amplitude, $V_p > 0$. Although OCC does not use references [21,40], for mathematical purposes, it could be useful to admit grid voltage (3), as a virtual phase-current reference, as phase-current has the same waveshape and in phase with of the grid voltages. In addition, considering a balanced system, given by (2), and manipulating (1):

$$v_{NO} = \frac{-1}{3}(v_{AN} + v_{BN} + v_{CN}) \quad (4)$$

The Equation (4) says that voltage v_{NO} is related to pole voltage. In this way, finding an analytical expression for v_{NO} could be long and tedious as in a PWM modulator, pole voltage depends on Bessel functions and Fourier series [47]. From the Equation (4), the average v_{NO} is:

$$\frac{1}{T_C} \int_0^{T_C} v_{NO} dt = \frac{-1}{3T_C} \left(\int_0^{T_C} v_{AN} dt + \int_0^{T_C} v_{BN} dt + \int_0^{T_C} v_{CN} dt \right) \quad (5)$$

To find the average pole voltage (Figure 2) it should be noted that:

$$\frac{1}{T_C} \int_0^{T_C} v_{GN} dt = \frac{1}{T_C} \int_0^{T_C} v_{GM} dt - \frac{V_0}{2} \quad (6)$$

Since average value of pole voltage v_{GN} over switching period is given by (see Figure 3):

$$\frac{1}{T_C} \int_0^{T_C} v_{GN} dt = \frac{1}{T_C} \left[\int_0^{t_{gn}} V_0 dt + \int_{t_{gn}}^{T_C} 0 dt \right] = V_0 d_{gn} \quad (7)$$

where $t_{gn} = d_{gn} T_C$. Hence, combining (6) and (7):

$$\frac{1}{T_C} \int_0^{T_C} v_{GN} dt = \frac{V_0}{2} (1 - 2d_{gn}) \quad (8)$$




Figure 3. Pole voltage, v_{GM} .

Moreover, as duty cycle in a PWM modulator is proportional to its reference (3), provided that $f_c \gg f$ [47]:

$$d_{gn} = D_p \cos(\omega t + \phi) \quad (9)$$

where $0 < D_p < 1$, ϕ is such that, $\phi = 0$ for $g = a$, $\phi = \frac{-2\pi}{3}$ for $g = b$ and $\phi = \frac{2\pi}{3}$ for $g = c$. Then, combining (5), (8) and (9) yields:

$$\frac{1}{T_C} \int_0^{T_C} v_{NO} dt = \frac{-V_0}{2} \quad (10)$$

A common assumption in hardware OCC is that the current ripple is small and that inductor current works in current continuous mode, (CCM) [21], so phase-current is proportional to its average value. Thereby, using this assumption in software-OCC, phase-current can be written as:

$$i_g = \frac{K}{T_C} \int_0^{T_C} i_g(\gamma) d\gamma \quad (11)$$

where K is proportionality constant. Then, for $t > 0$,

$$t di_g(t) = K \int_0^t i_g(\gamma) d\gamma \quad (12)$$

differentiating former equation:

$$t \frac{di_g}{dt} = (K - 1) i_g \quad (13)$$

combining (1) and (13):

$$v_{Sg} - r i_g - \frac{L}{t} (K - 1) i_g = v_{GN} - v_{NO} \quad (14)$$

As input impedance seen from the utility grid is assumed a resistance (condition c):

$$v_{Sg} = R_{in}^0 i_g \quad (15)$$

where R_{in}^0 is assumed input resistance seen from the grid. This resistance is based on loss-free resistor concept [48], since it transfers all energy from the input to the output port and does not dissipate active power. Denoting $r' = (K - 1) \frac{L}{t}$, where K is a constant ($K > 1$), and combining (14) and (15):

$$R_{in} i_g = v_{GN} - v_{NO} \quad (16)$$

$$R_{in} = R_{in}^0 - (r + r') \quad (17)$$

Likewise, resistance R_{in} is input resistance seen from the grid. Nonetheless, this is the final resistance which is controlled by software-OCC (21) [30,32]. Averaging Equation (16), it leads to:

$$R_{in} \frac{1}{T_C} \int_0^{T_C} i_g dt = \frac{1}{T_C} \int_0^{T_C} v_{GN} dt - \frac{1}{T_C} \int_0^{T_C} v_{NO} dt \quad (18)$$

Combining the Equations (8), (10) and (18):

$$R_{in} i_{gs} = -V_0(1 - d_{gn}) \quad (19)$$

where i_{gs} is average phase-current. The right term of the former equation is the variable amplitude of the hardware-OCC carrier. The negative signal means that the carrier comes from $-V_0$ to 0 ($d_{gn} = 1$).

The former equation is consistent to emulated resistance concept, as that resistance was assumed since operation beginning [9]. Furthermore, this constitutes a classical OCC equation as it achieves the same level of OCC simplicity, i.e., it uses a sawtooth carrier and does not employ coupled terms, nor Park/Clarke transformations [21,40]. In addition, emulated resistance R_{in} satisfies:

$$v_{Sg} = R_{in} i_g \quad (20)$$

In order to ensure that resistance is seen from the grid, satisfying condition c, R_{in} can become a V_0 voltage controller. So if R_{in} is a V_0 controller, it also controls active power P as it depends on V_0 , since $P = V_0 I_0$, where I_0 is load current, Figure 2. Resistance R_{in} also controls power factor indirectly,

since active power (P), reactive power (Q) and apparent power (S) are related by the expression $S = \sqrt{P^2 + Q^2}$. In this sense, as S is fixed, if power P is set to a relatively high value (close to S), reactive power Q should be close to zero:

$$R_{in} = K_p(V_0^* - V_0) + K_I \int (V_0^* - V_0) dt \quad (21)$$

where V_0^* is load voltage reference, K_p, K_I are proportional and integrative PI constants, respectively. PI constants are positive $K_p > 0, K_I > 0$, to guarantee that $R_{in} > 0$, when $V_0^* > V_0$. R_{in} controller, name as emulated resistance controller, leads to a resistive impedance seen from the grid. Moreover, in frequency domain R_{in} controller can be expressed as a function of load voltage error ($V_0^* - V_0$):

$$R_{in} = (V_0^* - V_0) \left(K_p + \frac{K_{I1}}{s} \right) \quad (22)$$

According to Equation (19), the average current multiplied by R_{in} is compared to variable amplitude carrier, $V_0 A_{tri}(t)$, where carrier $A_{tri}(t) = -(1 - d_g)$. This could be the essence of the OCC method when implemented by hardware since a variable carrier amplitude is a hardware-OCC characteristic [21,36]. However, as the goal of the system is a software implementation, therefore, DSP characteristics must be included. In this order, it would be useful to modify classical software-OCC modulator, (19) to:

$$q_{gn} = \begin{cases} 1, & \text{when } i_{gs} \cdot R_{in} \geq V_0 \cdot A_{tri}(t) \\ 0, & \text{otherwise} \end{cases} \quad (23)$$

where q_{gn} is the logical state at the gate of lower switch of power converter shown in Figure 1a. Yet, as DC-link voltage is positive, $V_0 > 0$, former relation can be modified as:

$$q_{gn} = \begin{cases} 1, & \text{when } \frac{i_{gs} R_{in}}{V_0} \geq A_{tri}(t) \\ 0, & \text{otherwise} \end{cases} \quad (24)$$

The relationships (23) and (24) are equivalent, once generate the same firing pulses. The relationship represents OCC variable-amplitude carrier Figure 4a while the former is adequate for DSP manipulation, as we will see later in Section 4. Besides, it resembles a PWM modulator with zero-sequence injection producing Space Vector PWM, (SVPWM [49]), or phase-clamping [50], but without phase-current distortion.




Figure 4. Software-OCC waveforms to $f_c = 15$ kHz and $f = 60$ Hz, it was considered $V_0 = 450 + 67.5 \sin(2\pi f_2 t)$ V, where $f_2 = 3.6$ kHz and $R_{in} = 1 \Omega$. (a) Classical modulator Equation (23). (b) Modified modulator Equation (24).

3. Occ Stability Analysis

There is no simple method to analyze hardware-OCC stability by conventional control theory, as this technique is all except conventional, once control and hardware are integrated, while in software-OCC control and hardware are implemented and integrated by software. There are two main stability issues reported in hardware-OCC, at no-load [21,29,36], and high-load [28]. This situations were adressed using a hardware analysis instead of traditional control theory once the OCC instability is provoked by over modulation [21] and hardware limitations and not by poles or zeros misplacement. Stability issues in hardware-OCC can be solved by using an emulated-resistance controller R_{in} of software-OCC [30] and maximum and minimum limiters (Figure 5). The next subsection presents a model based on emulated-resistance control, which explains the hardware-OCC instability and software-OCC solutions to the problem.




Figure 5. R_{in} controller and its maximum R_{in-max} and minimum R_{in-min} limits.

3.1. Hardware-OCC Theoretical Background

In hardware-OCC, voltage V_m is a PI controller of DC voltage, given by [21]:

$$V_m = (V_0^* - V_0) \left(K_{p1} + \frac{K_{I1}}{s} \right) \quad (25)$$

where V_m is the carrier amplitude controller, in frequency domain, V_m is defined by [21]:

$$V_m = \frac{K_1 R_S V_0}{R_{in1}} \quad (26)$$

where K_1 is a parameter, $\left(\frac{V_{Sg}}{V_0} < K_1 < 1 + \frac{V_{Sg}}{V_0} \right)$; R_S is current sensor resistance ($R_S = 1 \Omega$) and R_{in1} is emulated resistance [21]. In addition, as in hardware-OCC firing pulses can be defined as:

$$q_{gnh} = \begin{cases} 1, & \text{when } i_{gs} \geq v_m \cdot A_{tri}(t) \\ 0, & \text{otherwise} \end{cases} \quad (27)$$

where q_{gnh} is the logical state at the gate of lower switch of power converter, A_{tri} is fixed carrier amplitude. The former equation represents the hardware-OCC modulator since modulating wave is compared to a variable-amplitude carrier, controlled by V_m (25). Note that this carrier leads to a multiplication operation, despite OCC arithmetic simplicity. Besides, as for a PWM rectifier, as shown in (Figure 2), average dc voltage V_0 has a voltage ripple V_{0r} related to its peak value V_{0p} [51], (see Figure 5). Hence

$$V_0 = V_{0p} - \frac{I_0}{8C} T_{SW} \quad (28)$$

where $V_{0r} = \frac{-I_0}{8C}$, I_0 is the DC-link current; R_L is dc-link load; $I_0 = \frac{V_0}{R_L}$; C the DC-link equivalent capacitor, $C = \frac{C_1 C_2}{(C_1 + C_2)}$, T_{SW} is switching time period, $T_{SW} = 2T_0$, T_0 is time period between peaks of voltage ripple. Although dc-link capacitor C is assumed large that voltage ripple is neglected and hence average and peak DC-link values are the same [51]. Yet, for practical values of capacitance, only Equation (28) is valid.

3.2. Hardware-OCC Issues

In principle the control technique with hardware-OCC offers a simple solution in terms of hardware, control and arithmetic, however, every system connected to the network needs synchronization, and the lack of synchronization may result in instability and power factor reduction. In order to overcome this situation, the carrier with variable amplitude was created, but at the cost of instability in the system without load.

Stability at no-load: in general in a PWM rectifier the output power P_0 equals input power P_T minus power losses, P_L , ($P_0 = P_T - P_L$). Then, admitting a proportionality factor (K_3) between power losses and input power:

$$P_0 = K_3 P_T \quad (29)$$

In addition, assuming UPF, input power is given by:

$$P_T = 3V_{Sg}I_g \quad (30)$$

where V_{Sg} and I_g denotes grid voltage and phase current in frequency domain, respectively, while the output is:

$$P_0 = V_0 I_0 \quad (31)$$

Then, combining Equations (29)–(31), it yields:

$$I_g = K_4 I_0 \quad (32)$$

where ($K_4 = \frac{V_0}{(3K_3V_{Sg})}$) and I_0 is the DC current. The former equation says that phase-current I_g is proportional to I_0 . Yet, Equation (32) has practical limits given by the sensitivity of the technique. A small phase-current could exist when I_0 is null, or lower than a threshold value, I_{0th} , causing phase-current distortion when I_g is greater than amplitude V_m , as reported in [21,24,29,36–40]. In order to explain this phenomenon from an emulated-resistance approach, the Equation (26) can be rewritten as:

$$R_{in1} = \frac{K_1 V_0}{V_m} \quad (33)$$

Which leads to a virtual input resistance R_{in1} , as a sort of V_0 controller. Besides, as in OCC, phase-current varies according to [52]:

$$I_g = \frac{V_{Sg}}{R_e + sL} \quad (34)$$

where R_e denotes the OCC input resistance in frequency domain. Hence, by making $R_e = R_{in1}$ and combining Equations (25), (33) and (34):

$$m_a = \frac{I_g}{V_m} = \frac{V_{Sg}}{K_1 V_0 + L(V_0^* - V_0)(sK_{P1} + K_{I1})} \quad (35)$$

The Equation (35) denotes the modulation index m_a , as I_g is the phase current in the frequency domain and V_m is carrier amplitude [21]. Applying the final value theorem to Equation (35), for a unit step response ($\frac{1}{s}$):

$$m_a = \lim_{s \rightarrow 0} \frac{1}{s} \frac{I_g}{V_m} = \frac{V_{Sg}}{K_1 V_0 + LK_{I1}(V_0^* - V_0)} \quad (36)$$

Due to the increase of V_0 without load, it tends to its reference V_0^* , while $V_0^* - V_0$ approaches zero. In this case, Equation (36) becomes:

$$m_a = \frac{V_{Sg}}{K_1 V_0} \tag{37}$$

The overmodulation occurs when $m_a > 1$ Equation (37) as $\frac{V_p}{V_0} > K_1 > 0$, once ($V_{Sg} = V_p \cos \omega t$), Equation (3), $m_a > 0$, $K_1 = 0.25 \frac{V_p}{V_0}$, $m_a = 4$, $V_p > 0$, $V_0 > 0$. The Equation (37) can explain why previous works did not suppress fully the overmodulation by growing or falling the I_g [24,36–40], once K_1 cannot be controlled [21]. The Figure 6 illustrates this by plotting m_a vs. K_1 , Equation (37), for $0.67 > K_1 > 0.19$, $V_p = 155.56$ V, $V_0 = 467$ V, when I_g grows 20%(A) and when I_g falls 20% (C). Notice that when $K_1 \leq 0.25$, the method does not work, as $m_a > 1$.

As was mentioned earlier, PF derating occurs through a lack of grid synchronization. However, this can not be predicted by an open-loop resistance-emulator value, r_e [12,21] as in frequency domain it leads to $R_e = \frac{r_e}{s}$, which combined to Equation (34), it gives $I_g = s \frac{V_{Sg}}{(r_e + s^2 L)}$, leading to an admittance angle $\phi_v = \arctan(\frac{I_g}{V_{Sg}}) = \frac{\pi}{2}$. However, a better prediction can be obtained by combining Equations (25) and (35):

$$\frac{I_g}{V_{Sg}} = \frac{(V_0^* - V_0)(sK_{P1} + K_{I1})}{[sK_{P1}L(V_0^* - V_0) + K_{I1}L(V_0^* - V_0) + K_1 V_0]s} \tag{38}$$

Therefore, the phase angle ϕ_v is given by:

$$\phi_v = \phi_1 - \arctan\left[\frac{\omega L K_{P1}(8C(V_0^* - V_{0p}) + I_0 T_{SW})}{L K_{I1}(8C(V_0^* - V_{0p}) + I_0 T_{SW}) + K_1(8C V_{0p} + I_0 T_{SW})}\right] \tag{39}$$

$$\frac{\partial \phi}{\partial I_0} = \frac{8\omega L C T_{SW} K_{P1} K_1 V_0^*}{(L K_{I1} I_0 T_{SW} + K_1(8C V_{0p} - I_0 T_{SW}))^2 + (\omega L K_{P1} I_0 T_{SW})^2} \tag{40}$$

It can be noticed that the former equation predicts PF derating because admittance angle ϕ_v is a decreasing function. It matches the results of previous works [29,37–39]. The Figure 7 shows Equation (39), $V_p = 155.56$ V, $V_{0p} = V_0^* = 467$ V, $K_1 = 1$, $K_{p1} = 1$, $K_{I1} = 1$. The figure confirms that ϕ_v is decreasing when I_0 increases, from $I_0 = 10$ A (P) to $I_0 = 20$ A (N) and $I_0 = 30$ A (M).




Figure 6. Hardware-OCC. m_a vs. K_1 , Equation (37), The curve denoted by A: I_g grows 20%, The curve denoted by B: Without correction C: I_g falls 20%.




Figure 7. Hardware-OCC. Angle ϕ_v ($0.1^\circ/\text{div}$) vs. angular frequency (rad/s) as a function of the dc current I_0 , $V_0^* = V_{0p} = 467$ V, $T_{sw} = 8.33$ ms, $C = 1000$ μF , $L = 1$ mH, $K_{p1} = K_{I1} = K_I = 1$.

3.3. Software-OCC Solutions

Although subtle, the main difference between Hardware-OCC and Software-OCC is in bus voltage control, in the hardware version this controller is called V_m and controls the amplitude of the carrier Equations (25) and (27), in the software version this controller is called R_{in} and controls modulation. However, only R_{in} allows the OCC to solve instability problems and power factor decrease.

As was mentioned earlier, phase-current is proportional to DC current, Equation (32), but only under practical limits, through the sensitivity of OCC modulator. Since a small distorted phase-current could appear when DC current is less than the threshold current, I_{0th} . In order to avoid this effect in software-OCC, maximum the controller limiter R_{in-max} could be calibrated to set up minimum phase-current I_{gmin} , since $I_g = \frac{V_{Sg}}{R_{in}}$, Equation (20). Then, as voltage V_{Sg} is fixed, minimum phase-current I_{gmin} occurs when the resistance R_{inmax} is reached, as $I_g R_{in} = V_{Sg}$ is a hyperbolic curve working at first quadrant, $I_g > 0$, $R_{in} > 0$. That is:

$$I_{gmin} = \frac{V_{Sg}}{R_{inmax}} \quad (41)$$

Thereby, to avoid phase-current distortion at no-load, R_{inmax} must be set up to achieve a minimum phase-current I_{gmin} when DC current is less than I_{0th} . Thus:

$$I_g = \begin{cases} I_{gmin}, & \text{when } I_0 < I_{0th} \\ K_4 I_0, & \text{when } I_0 \geq I_{0th} \end{cases} \quad (42)$$

Figure 8 shows a plot of I_g vs. I_0 , Equation (32), when $I_{gmin} = 1.4$ A, $I_{0th} = 0.5$ A, $v_{Sg} = 110$ V, $R_{inmax} = 78.01$ Ω . Unlike hardware-OCC, a tiny DC controller value does not provoke overmodulation, so the current distortion becomes simpler to avoid. As at no-load, there is no current distortion, it would be necessary to check if at no-load PF derating could be generated. In this sense, no-load and high-load cases must be analyzed for PF derating. Thus, substituting $R_e = R_{in}$ in Equation (34):

$$I_g = \frac{V_{Sg}}{R_{in} + sL} \quad (43)$$

Note that in the former equation if denominator left term is much greater than the right one, ($R_{in} \gg sL$) on this way, the last equation becomes equivalent to Equation (20). However, to achieve UPF, another expression can be found by combining Equations (22) and (43), and relation ($R_{in} \gg sL$):

$$I_g = \frac{V_{Sg}}{(V_0^* - V_0)(K_P + \frac{K_I}{s})} \quad (44)$$

The Relation ($R_{in} \gg sL$) can be forced by setting resistance lower limit $R_{in_{min}} = 10\omega L$, as showed in Figure 5, since in practice this relation implies ($R_{in} \geq 10\omega L$ $R_{in} \geq 10\omega L$). Besides, from the Expression (44), admittance angle ($\phi = \arctan(\frac{I_g}{V_{Sg}})$) is given by:

$$\phi_v = \frac{\pi}{2} - \arctan\left(\frac{\omega K_P}{K_I}\right) \quad (45)$$

It can be noticed that this angle does not depend on the DC current, nor dc voltage. Figure 9 shows a plot of admittance angle ϕ_v vs. ω , for the software-OCC, Equation (45), when $K_P = 1$ and $K_I = 1$. This plot does not depend on the DC current.




Figure 8. Software-OCC, I_g vs. I_0 , Equation (34), with a minimum value, $I_{gmin} = 1$, $V_{Sg} = 110$ V and $V_0^* = 467$ V.




Figure 9. Software-OCC. Angle ϕ_v (0.10/div) vs. angular frequency (rad/s) as a function of dc current I_0 , $V_0^* = V_{0p} = 467$ V, $T_{SW} = 8.33$ ms, $C = 1000$ μ F, $L = 1$ mH and $K_{p1} = K_{I1} = K_I = 1$.

4. DSP Implementation

As can be observed in Figure 10a, Software-OCC controller employs embedded DSP devices like PWM modulators, analog to digital converters and the arithmetic-logic unit, blocks to perform all its tasks digitally, arithmetic and logic operations (including multiplication and division), digital comparators, digital inverters, PI controllers, output limiters and lead-lag compensators (LLC). Yet, it is necessary a phase-current conditioner. As observed in the Figure 10b, it is necessary a phase-current conditioner consisting of a Hall-effect current-sensor [53], some operational amplifiers, OP-AMPS, and a few resistors to change phase-current over dc voltage and then transforms it into digital, through A/D converter.

Hence, a proportionality between analog and digital is guaranteed for DSP to perform OCC control operations, once a scale factor K_S (bits / A) is maintained for all currents. For hardware-OCC, something similar occurs, but now the scale factor is a resistance R_S (V/A), since a current-sensor resistor is generally used in hardware systems. Anyway, for the sake of simplicity, to establish an equivalency between hardware and software-OCC, it is defined in the later, resistor R_S as unity, $R_S = 1$ Ω , denoting that phase-current corresponds to the digital value adopted in DSP control

operations. After the digitalizing process, phase-current pass through the software implemented LLC, which averages phase-current according to:

$$F(s) = G_0 \frac{(1 + s\tau_1)}{(1 + s\tau_2)} \quad (46)$$

where $(F(s) = \frac{I_{gs}(s)}{I_g(s)})$, and $I_{gs}(s)$ and $I_g(s)$ correspond in the frequency domain to the phase current and its average respectively, in the time domain G_0 is the gain, and τ_1, τ_2 are lead and lag compensator constants. The main idea of the former equation is to average the phase-current i_g without unwanted delay on phase angle, from the manipulation of τ_1 and τ_2 values. A further analysis of LLC on software-OCC is performed in [32]. On the other hand, for DSP, carrier waveshape (a sawtooth or a symmetrical triangle) is a choice of DSP-PWM modulator. Thus, in software-OCC, a triangle carrier is chosen since, for a sinusoidal modulating wave, it produces less current harmonics than those in a sawtooth carrier [54]. Another DSP choice is produced when carrier slope (rising or falling) intercepts current, generating an inherent delay related to the inverse of the carrier frequency. This does not jeopardize the time control algorithm, as DSP operations are performed between the interceptions. Yet, in software-OCC, a variation in carrier amplitude also involves a variation in carrier frequency, as shown in Table 1 [55]. Then, there is no direct method to change carrier amplitude without vary carrier frequency also. However, in order to solve this issue, focusing on generating the same firing pulses, the OCC modulator (Equation (23)) is modified as in the Equation (24), which becomes the most suitable expression for DSP implementation as it considers a fixed carrier amplitude. In fact, the software-OCC controller is based on Equations (21) and (24), as observed in Figure 10.




Figure 10. (a) Software-OCC. (b) Phase-current conditioner.

Table 1. Carrier Amplitude and frequency for DSP TMS3020F335.

Carrier Amplitude (A)	f_c (kHz)
3750	20
5000	15
7500	10

Cost-Effectiveness Software-OCC Discussion

Although the solution with Hardware-OCC is a cost effective solution [21], it presented serious stability problems, which was not practical for applications like APF [56] and photovoltaic systems [27]. Later instability solutions performed by hardware at no-load were reported, but there was always current distortion when dc current falls below a certain level [24,36–40], except when a bulky resistor was placed at dc-link [21,29] and at high-load where complex circuits [23,24,39–41], or costly systems were used [28,42]. Thereby, despite these works represent a nice try to solve specific problems, they do not provide a definitive solution, even sacrificing hardware simplicity, or cost-effectiveness of OCC [21,29]. Furthermore, any of the above-mentioned reported works were capable of operating both

at no-load and at high-load. Thus, to compare the fair cost-effectiveness of existing hardware-OCC works with present software-OCC, it would be necessary to compare reported works of the same performance, that is, OCC rectifiers operating at a wide range of load. Otherwise, it is like comparing a calculator with a computer. Above all, although the present work was implemented by using a TMS 320F28335 evaluation board in a laboratory prototype, a pretty cost-effective solution could be found acquiring a DSP chip and its accessories separately, or by using a simpler DSP, or a microcontroller chip, i.e., a PIC. In any case, the present proposal results in a cost-effective solution on a full range of load, at least, for lack of another option.

5. Simulation and Experimental Results

The performance of software-OCC has been verified by simulation by using MATLAB and PSCAD/EMTDC and by experimental runs using DSP TMS320F28335. The experiments were performed in a three-phase rectifier similar to the one shown on the Figure 11. The simulation results from PSCAD software are shown in the Figures 12–14. The MATLAB ones are shown in the Figures 7 and 9. From the Figures 15–25 we show the experimental results.

Parameter values are in Table 2. In Figures 21 and 26, $V_{grms} = 110$ V and $V_0^* = 100$ V, but in Figures 15–20, due to technical problems, $V_{grms} = 21$ V and $V_0^* = 100$ V. Figure 12 presents a simulation result only with hardware-OCC evidencing its instability, while the Figure 26 presents a simulation result on stability at no-load and high-load conditions for software-OCC. It can be observed that at no-load, it does not present hardware-OCC stability issues, like overmodulation [21] (current distortion), nor present PF derating. This result verify Equation (43) when $K_{P1} \gg K_{I1}$.




Figure 11. Electrical diagram of the PWM rectifier used on the experimental setup.




Figure 12. Hardware-OCC. Overmodulation at no-load. Transitory from no-load to high-load (10 ms/div). Upper: DC current I_0 (5 A/div). Middle: waveform carrier and modulation signal (2 V/div). Down: Grid voltage (50 V/div) and phase current (5 A/div).




Figure 13. Overmodulation at no-load (5 ms/div). Detailed view. Upper: waveform carrier and modulation signal (0.05 V/div). Down: Grid voltage (2.5 V/div) and phase current (2.5 A/div).




Figure 14. No overmodulation (5 ms/div). Detailed view. Upper: waveform carrier and modulation signal (0.05 V/div). Down: Grid voltage (2.5 V/div) and phase current (2.5 A/div).

Experimental results in Figures 15–24 are dedicated to confirm former result, or enhance it. Figure 26 shows software-OCC behavior at start-up at no-load, verifying that there is no current distortion, unlike [21], nor even in smaller amount [36–38]. This is because to avoid current distortion, software-OCC can define minimum current when load current is null, by using R_{in} . Figure 15 illustrates dc-link voltage response to a current step, from no-load to high-load, showing a relatively fast-software-OCC dynamic-response considering dc-link capacitors size, thus complementing the Figures 12–14. Figure 16 is the enlargement of Figure 15 highlighting the rapid dynamics of the system. Figure 15 shows the dynamics of the emulated resistor R_{in} due to load variation in the rectifier circuit.




Figure 15. R_{in} controller (5 Ω /V) (2 V/div), dc-link current (1 A/div), grid voltage (20 V/div) and phase current (5 A/div) for PWM rectifier transient from no-load to high-load. Hor. 40 ms/div.




Figure 16. R_{in} controller (5 Ω/V) (2 V/div), DC-link current (1 A/div), grid voltage (20 V/div) and phase current (5 A/div) for PWM rectifier transient from no-load to high-load. Hor. 40 ms/div.

It can be noticed in the Figure 26, that at no-load, when $I_0 = 0$, phase-current is small, but it does not exhibit current distortion, as it could be expected considering power balancing in Equation (41), but instead, regarding a minimum phase-current, according to Equation (42), see Figures 16, 17 and 19. Also, it can be observed that there is no power factor derating, as occurs in conventional hardware-OCC [21], (see Figures 18 and 20), and to preserve power factor, it is not necessary to use bulky inductors, unlike [28,42], as observed in Table. 2. Thus, also confirming the Figure 26.

Table 2. Parameters on simulation and experimentals.

Parameter	R (Ω)	ω (r/s)	L (mH)	C_1 (μF)	C_2 (μF)	v_{Sg} (V)	τ_1 (ms)	τ_2 (ms)	f_C (kHz)
Simulation	1	377	1	670	670	110	1	0.15	20
Experimental	1	377	1	2200	2200	110	1	0.15	25




Figure 17. Harmonic spectrum. Phase a current, at no = load. $f_C = 24$ kHz. THD = 1.36%.




Figure 18. (20 ms/div). Grid voltage (2 V/div) and phase-current (1 A/div) at high-load, $f_C = 24$ kHz. Phase A.




Figure 19. Phase A current at a high-load situation with $f_C = 24$ kHz and $THD = 2.5\%$.

From Figures 17 and 19, it can be deduced that the present proposal satisfies IEEE Std 519-1992 [8], as current distortion is small. The Figure 18 shows the proposed controller start-up when the load is high. It illustrates a high dynamic response of software-OCC at high-load and that in such conditions there is no PF derating. This result could substitute Figures 16 and 23 results, once these figures do not achieve high-load results. On the other hand, the Figure 20 shows PF derating vs. phase current at different load conditions. Figure 20 demonstrates that there is a tiny variation when phase currents change. Figures 21 and 22 illustrate DC-link voltage response to a current step, from high-load to no-load, showing a relatively fast software-OCC dynamic-response due to DC-link capacitors size, thus complementing the Figure 26. Figure 23 illustrate the current variation at the output of the rectifier I_0 and the resistance R_{in} .

Figure 24 illustrates the dynamic response of software PWM-OCC (switching frequency: 24 kHz, R_L : 100 Ω) as well as the charging capacitor of the dc-link voltage. It spends approximately 0.55 s, which is consistent with $C = 1100$ μ F, Table 2, and R_L . The time constant $\tau = R_L C$ and charging capacitor should last 3τ approx. Although OCC systems usually have a high dynamic response, for DC-link capacitor charging, this response depends on the capacitor value. In the present case, the capacitor value could not be changed due to the physical stability of the Semikron board and laboratory facilities setup Figure 25.




Figure 20. Power factor vs. phase current.




Figure 21. DC-link voltage V_0 (20 V/div) and DC-link current I_0 (0.5 A/div), for the PWM rectifier transient from no-load to high-load. $V_{grms} = 21$ V and 2 s/div.




Figure 22. PWM rectifier transient from high-load to no-load. DC-link voltage (50 V/div) and dc-link current (2 A/div). $V_{grms} = 21$ V. Hor 0.4 s/div.




Figure 23. R_{in} controller (5 Ω /V) (2 V/div), DC-link current (1 A/div), grid voltage (20 V/div) and phase current (5 A/div) for the PWM rectifier transient from high-load to no-load. Hor 40 ms/div.




Figure 24. DC-link voltage V_0 (300 V/div) and phase currents i_a , i_b and i_c (14 A/div), $V_0^* = 390$ V and $V_{grms} = 110$ V. Hor 100 ms/div.




Figure 25. Experimental set-up.




Figure 26. Software-OCC. Transitory from no-load to high-load (10 ms/div). DC current I_0 (5 A/div). waveform carrier and modulation signal (0.1 μ /div). Grid voltage (50 V/div) and phase currents (5 Ω /div).

6. Conclusions

Despite the stability problems, the hardware-OCC contributions to power quality like hardware and control simplicity and high dynamic response are well known. Somehow, software-OCC raises as a solution to these problems and as a way to enhance and increase OCC contributions. The DSP can not emulate variable-carrier amplitude OCC in this software version, since switching frequency depends on the carrier amplitude and vice versa. However, using a mathematical equivalency, the firing gate pulses of the software-OCC and the hardware-OCC are equivalent. This allows the resistance controller limiters to solve stability issues.

From the stability analysis of the emulated-resistance controller for a PWM rectifier, it has stated that: despite, several authors provided solutions to hardware-OCC instability at no-load, or at high-load separately; any of these provide a full-load solution, at no-load and at high-load at the same time. The Software-OCC does not present Hardware-OCC problems, even over a wide load range, and presents a cost-effective solution, once DSP and its components were acquired separately, or a simpler DSP or a PIC was acquired. The Software-OCC also provided fast dynamic-response in comparison to the researches in this field, eliminating power factor derating and minimizing current distortion caused by overmodulation.

Author Contributions: A.O.S. and A.S.L. conceived and designed the study; J.T.C.N., methodology; R.D.A.T., G.A.P.D.C.A.P. and W.L.A.S. performed the simulations and experiments; J.T.C.N. and A.S.L. reviewed the manuscript and provided valuable suggestions; E.R.L.V. and A.L. wrote the paper; supervision, A.O.S. All authors have read and agreed to the published version of the manuscript.

Funding: This research was funded in part by the Coordenacao de Aperfeicoamento de Pessoal de Nivel Superior-Brasil (CAPES)-Finance Code 001 and Conselho Nacional de Desenvolvimento Cientifico e Tecnologico (CNPq).

Conflicts of Interest: The authors declare no conflict of interest.

Abbreviations

The following abbreviations are used in this manuscript:

DSP	Digital Signal Processor
OCC	One Cycle Control
CMV	Common-mode Voltage
LLC	lead-lag compensator
UPF	unity power factor

APF active power filters
 FACTS flexible ac transmission systems
 GCI photo-voltaic grid-connected inverters.

References

1. Smedley, K.M.; Cuk, S. One-cycle control of switching converters. In Proceedings of the 22nd Annual IEEE Power Electronics Specialists Conference (PESC '91), Cambridge, UK, 24–27 June 1991; pp. 888–896.
2. Zhao, B.; Huangfu, Y.; Abramovitz, A. Derivation of OCC Modulator for Grid-Tied Single-Stage Buck-Boost Inverter Operating in the Discontinuous Conduction Mode. *Energies* **2020**, *13*, 3168. [[CrossRef](#)]
3. Tian, X.; Ma, Y.; Yu, J.; Wang, C.; Cheng, H. A Modified One-Cycle-Control Method for Modular Multilevel Converters. *Energies* **2019**, *12*, 157. [[CrossRef](#)]
4. Wang, C.; Liu, J.; Cheng, H.; Zhuang, Y.; Zhao, Z. A Modified One-Cycle Control for Vienna Rectifiers with Functionality of Input Power Factor Regulation and Input Current Distortion Mitigation. *Energies* **2019**, *12*, 3375. [[CrossRef](#)]
5. Yang, B.; Liu, K.; Zhang, S.; Zhao, J. Design and Implementation of Novel Multi-Converter-Based Unified Power Quality Conditioner for Low-Voltage High-Current Distribution System. *Energies* **2018**, *11*, 3150. [[CrossRef](#)]
6. Phannil, N.; Jettanasen, C.; Ngaopitakkul, A. Harmonics and Reduction of Energy Consumption in Lighting Systems by Using LED Lamps. *Energies* **2018**, *11*, 3169. [[CrossRef](#)]
7. Cai, K.; Alalibo, B.P.; Cao, W.; Liu, Z.; Wang, Z.; Li, G. Hybrid Approach for Detecting and Classifying Power Quality Disturbances Based on the Variational Mode Decomposition and Deep Stochastic Configuration Network. *Energies* **2018**, *11*, 3040. [[CrossRef](#)]
8. IEEE Standard 519-1992. *Recommended Practice and Requirements for Harmonic Control in Electric Power Systems*; IEEE: Piscataway, NJ, USA, 1992.
9. Erickson, R.W. *Fundamentals of Power Electronics*; Kluwer Academic Publishers: Dordrecht, The Netherlands, 2000.
10. Rodriguez, J.R.; Dixon, J.W.; Espinoza, J.R.; Pontt, J.; Lezana, P. PWM regenerative rectifiers: State of the art. *IEEE Trans. Ind. Electron.* **2005**, *52*, 5–22. [[CrossRef](#)]
11. Hartman, M.; Ertl, H.; Kolar, J.W. Current control of three phase rectifier system using three independent current controllers. *IEEE Trans. Power Electron.* **2013**, *28*, 2088–3000. [[CrossRef](#)]
12. Chung, S.K. Phase-locked loop for grid-connected three-phase power conversion systems. *IEE Proc.-Electr. Power Appl.* **2000**, *147*, 213–219. [[CrossRef](#)]
13. Kazmierkowski, M.; Malesani, L. Current control techniques for three-phase voltage-source PWM converters: A survey. *IEEE Trans. Ind. Electron.* **1998**, *45*, 691–703. [[CrossRef](#)]
14. Monfared, M.; Rastegar, H.; Kojabadi, H.M. High performance direct instantaneous power control of PWM rectifiers. *Energy Convers. Manag.* **2010**, *51*, 947–954. [[CrossRef](#)]
15. Bouafia, A.; Gaubert, J.; Krim, F. Design and implementation of predictive current control of three-phase PWM rectifier using space-vector modulation (SVM). *Energy Convers. Manag.* **2010**, *51*, 2473–2481. [[CrossRef](#)]
16. Malesani, L.; Mattavelli, P.; Buso, S. Robust dead-beat current control for PWM rectifier and active filters. *IEEE Trans. Ind. Appl.* **1999**, *35*, 613–620. [[CrossRef](#)]
17. Dixon, J.; Contardo, J.; Moran, L. A Fuzzy-Controlled Active Front-End Rectifier with Current Harmonic Filtering Characteristics and Minimum Sensing Variables. *IEEE Trans. Power Electron.* **1999**, *14*, 724–729. [[CrossRef](#)]
18. Coteli, R.; Acikgoz, H.; Ucar, F.; Dandil, B. Design and implementation of Type-2 fuzzy neural system controller for PWM rectifiers. *Int. J. Hydrogen Energy* **2017**, *42*, 20759–20771. [[CrossRef](#)]
19. Chattopadhyay, S.; Ramanarayanan, V. Digital Implementation of a Line Current Shaping Algorithm for Three Phase High Power Factor Boost Rectifier Without Input Voltage Sensing. *IEEE Trans. Power Electron.* **2004**, *19*, 709–711. [[CrossRef](#)]
20. Maksimovic, D.; Jang, Y.; Erickson, R.W. Nonlinear-carrier control for high-power-factor boost rectifiers. *IEEE Trans. Power Electron.* **1996**, *11*, 578–584. [[CrossRef](#)]
21. Qiao, C.; Smedley, K.M. Unified constant-frequency integration control of three-phase standard bridge boost rectifiers with power-factor correction. *IEEE Trans. Ind. Electron.* **2003**, *50*, 100–107. [[CrossRef](#)]

22. Qiao, C.; Smedley, K.M. Three-Phase Bipolar Mode Active Power Filters. *IEEE Trans. Ind. Appl.* **2002**, *38*, 149–158. [[CrossRef](#)]
23. Qiao, C.; Jin, T.; Smedley, K.M. One-cycle control of three-phase active power filter with vector operation. *IEEE Trans. Ind. Electron.* **2004**, *51*, 455–463. [[CrossRef](#)]
24. Jin, T.; Li, L.; Smedley, K.M. A Universal Vector Controller for Four-Quadrant Three-Phase Power Converters. *IEEE Trans. Circuits Syst. Regul. Pap.* **2007**, *54*, 377–390. [[CrossRef](#)]
25. Chen, Y.; Smedley, K.M. A cost-effective single-stage inverter with maximum power point tracking. *IEEE Trans. Power Electron.* **2004**, *45*, 1289–1294. [[CrossRef](#)]
26. Chen, Y.; Smedley, K.M. Three-Phase Boost-Type Grid-Connected Inverter. *IEEE Trans. Power Electron.* **2008**, *23*, 2301–2309. [[CrossRef](#)]
27. Fortunato, M.; Giustiniani, A.; Petrone, G.; Spagnuolo, G.; Vitelli, M. Maximum Power Point Tracking in a One-Cycle-Controlled Single-Stage Photovoltaic Inverter. *IEEE Trans. Ind. Electron.* **2008**, *55*, 2684–2693. [[CrossRef](#)]
28. Ghodke, D.V.; Sreeraj, E.S.; Chatterjee, K.; Fernandes, B.G. One-Cycle-Controlled Bidirectional AC-to-DC Converter with Constant Power Factor. *IEEE Trans. Ind. Electron.* **2009**, *56*, 1499–1519. [[CrossRef](#)]
29. Smedley, K.; Zhou, L.; Qiao, C. Unified constant-frequency integration control of active power filters—steady-state and dynamics. *IEEE Trans. Power Electron.* **2001**, *16*, 428–436. [[CrossRef](#)]
30. Lock, A.S.; Da Silva, E.R.C.; Elbuluk, M.E.; Fernandes, D.A. A hybrid current control for a controlled rectifier. In Proceedings of the IEEE Energy Conversion Congress and Exposition (ECCE), Atlanta, GA, USA, 12–16 September 2010; pp. 920–926.
31. Lock, A.S.; Da Silva, E.R.C.; Elbuluk, M.E.; Fernandes, D.A. Torque control of induction motor drives based on One-Cycle Control method. In Proceedings of the 2012 IEEE Industry Applications Society Annual Meeting, Las Vegas, NV, USA, 7–11 October 2012; pp. 1–8.
32. Lock, A.S.; Da Silva, E.R.C.; Elbuluk, M.E.; Fernandes, D.A. An -OCC strategy for common-mode current rejection. *IEEE Trans. Ind. Appl.* **2016**, *52*, 4935–4945. [[CrossRef](#)]
33. Bento, A.M.; Lock, A.S.; Da Silva, E.R.C.; Fernandes, D.A. Hybrid one-cycle control technique for three-phase power factor Control. *IET Power Electron.* **2018**, *11*, 484–490. [[CrossRef](#)]
34. Primavera, S.; Rella, G.; Maddaleno, F.; Smedley, K.; Abramovitz, A. One-cycle controlled three-phase electronic load. *IET Power Electron.* **2012**, *5*, 827–832. [[CrossRef](#)]
35. Niasar, A.H.; Moghbeli, H.; Kashani, E.B. A Low-Cost Sensorless BLDC Motor Drive using One-Cycle Current Control Strategy. In Proceedings of the 2014 22nd Iranian Conference on Electrical Engineering (ICEE), Tehran, Iran, 20–22 May 2014; pp. 659–664.
36. Vamanan, N.; John, V. Dual comparison One Cycle Control for single phase AC to DC converters. *IEEE Trans. Ind. Appl.* **2016**, *52*, 3267–3278. [[CrossRef](#)]
37. Ghodke, D.V.; Chatterjee, K.; Fernandes, B.G. Modified One-Cycle Controlled Bidirectional High-Power-Factor AC-to-DC Converter. *IEEE Trans. Ind. Electron.* **2008**, *55*, 2459–2472. [[CrossRef](#)]
38. Chatterjee, K.; Ghodke, D.V.; Chandra, A.; Al-Haddad, K. Modified one cycle controlled load compensator. *IET Power Electron.* **2011**, *4*, 481–490. [[CrossRef](#)]
39. Chen, Y.; Smedley, K.M. Parallel operation of one-cycle controlled three-phase PFC rectifiers. *IEEE Trans. Ind. Electron.* **2007**, *54*, 3217–3224. [[CrossRef](#)]
40. Chen, G.; Smedley, K.M. Steady-State and Dynamic Study of One-Cycle-Controlled Three-Phase Power-Factor Correction. *IEEE Trans. Ind. Electron.* **2005**, *52*, 355–362. [[CrossRef](#)]
41. Jin, T.; Li, L.; Smedley, K. A universal vector controller for three-phase PFC, APF, STATCOM, and grid-connected inverter. In Proceedings of the Nineteenth Annual IEEE Applied Power Electronics Conference and Exposition (APEC '04), Anaheim, CA, USA, 22–26 February 2004; pp. 594–600.
42. Ghodke, A.A.; Chatterjee, K. One-cycle-controlled bidirectional three-phase unity power factor ac/dc converter without having voltage sensors. *IET Power Electron.* **2005**, *5*, 1944–1955. [[CrossRef](#)]
43. Texas Instruments (2012) SPRS439M: TMS320F28335 Data Manual. Available online: <http://www.ti.com> (accessed on 29 July 2020).
44. Hava, A.M.; Un, E. Performance Analysis of Reduced Common-Mode Voltage PWM Methods and Comparison with Standard PWM Methods for Three-Phase Voltage-Source Inverters. *IEEE Trans. Power Electron.* **2009**, *45*, 782–793. [[CrossRef](#)]

45. Lai, R.; Wang, F.; Burgos, R.; Boroyevich, D.; Jiang, D.; Zhang, D. Average Modeling and Control Design for VIENNA-Type Rectifiers Considering the DC-Link Voltage Balance. *IEEE Trans. Power Electron.* **2009**, *24*, 2509–2521.
46. Lee, D.; Lim, D. AC Voltage and Current Sensorless Control of Three-Phase PWM Rectifiers. *IEEE Trans. Power Electron.* **2002**, *17*, 883–890.
47. Holmes, D.G.; Lipo, T.A. *Pulse Width Modulation for Power Converters*; Wiley: New York, NY, USA, 2003.
48. Singer, S.; Smilovitz, D. Transmission line-based loss free resistor. *IEEE Trans. Circuits Syst. Fundam. Theory Appl.* **1994**, *41*, 120–126. [[CrossRef](#)]
49. Blasko, V. A hybrid PWM strategy combining modified space vector and triangle comparison methods. In Proceedings of the PESC Record. 27th Annual IEEE Power Electronics Specialists Conference, Baveno, Italy, 23–27 June 1996; pp. 872–1878.
50. Hava, A.M.; Kerkman, R.J.; Lipo, T.A. Simple analytical and graphical methods for carrier-based PWM-VSI drives. *IEEE Trans. Power Electron.* **1999**, *14*, 49–61. [[CrossRef](#)]
51. Mohan, N.; Undeland, T.M.; Robbins, W.P. *Power Electronics Converters, Applications, and Design*, 3rd ed.; John Wiley & Sons: Hoboken, NJ, USA, 2002.
52. Ben-Yaakov, S.; Zeltser, I. The dynamics of a PWM boost converter with resistive input. *IEEE Trans. Ind. Appl.* **1999**, *46*, 613–619. [[CrossRef](#)]
53. LEM, Current Sensor LA25-NP. Available online: <https://uk.rs-online.com/web/p/current-transducers/0286311/> (accessed on 29 July 2020).
54. Sun, J. *Pulse-width Modulation in Dynamics and Control of Switched Electronic Systems*; Springer: London, UK, 2012.
55. Texas Instruments, Inc. Using PWM Output as a Digital-to-Analog Converter on a TMS320F28X, Dallas, TX, USA, Appl. Rep. SPAA88A. 2008. Available online: <http://www.ti.com> (accessed on 29 July 2020).
56. Qasim, M.; Kanjiya, P.; Khadkikar, V. Artificial-neural-network-based phase-locking scheme for active power filters. *IEEE Trans. Ind. Electron.* **2014**, *61*, 3857–3866. [[CrossRef](#)]

Publisher’s Note: MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



© 2020 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<http://creativecommons.org/licenses/by/4.0/>).