

Article

Reliability Characterization of Gallium Nitride MIS-HEMT Based Cascode Devices for Power Electronic Applications

Surya Elangovan ^{1,†}, Stone Cheng ^{1,*,†} and Edward Yi Chang ^{2,†}

¹ Department of Mechanical Engineering, National Chiao Tung University, Hsinchu City 30010, Taiwan; arulsurya54@gmail.com

² Department of Material Science and Engineering, National Chiao Tung University, Hsinchu City 30010, Taiwan; edc@mail.nctu.edu.tw

* Correspondence: stonecheng@mail.nctu.edu.tw; Tel.: +886-966-473-404

† These authors contributed equally to this work.

Received: 17 April 2020; Accepted: 18 May 2020; Published: 21 May 2020



Abstract: We present a detailed study of dynamic switching instability and static reliability of a Gallium Nitride (GaN) Metal-Insulator-Semiconductor High-Electron-Mobility-Transistor (MIS-HEMT) based cascode switch under off-state (negative bias) Gate bias stress ($V_{GS, OFF}$). We have investigated drain channel current ($I_{DS, Max}$) collapse/degradation and turn-on and rise-time (t_R) delay, on-state resistance (R_{DS-ON}) and maximum transconductance ($G_{m, max}$) degradation and threshold voltage (V_{TH}) shift for pulsed and prolonged off-state gate bias stress $V_{GS, OFF}$. We have found that as stress voltage magnitude and stress duration increases, similarly $I_{DS, Max}$ and R_{DS-ON} degradation, V_{TH} shift and turn-on/rise time (t_R) delay, and $G_{m, max}$ degradation increases. In a pulsed off-state $V_{GS, OFF}$ stress experiment, the device instabilities and degradation with electron trapping effects are studied through two regimes of stress voltages. Under low stress, V_{TH} shift, I_{DS} collapse, R_{DS-ON} degradation has very minimal changes, which is a result of a recoverable surface state trapping effect. For high-stress voltages, there is an increased and permanent V_{TH} shift and high $I_{DS, Max}$ and R_{DS-ON} degradation in pulsed $V_{GS, Stress}$ and increased rise-time and turn-on delay. In addition to this, a positive V_{TH} shift and $G_{m, max}$ degradation were observed in prolonged stress experiments for selected high-stress voltages, which is consistent with interface state generation. These findings provide a path to understand the failure mechanisms under room temperature and also to accelerate the developments of emerging GaN cascode technologies.

Keywords: gallium nitride HEMT; cascode configuration; off-state gate bias stress; device degradation; failure mechanisms; electronic trapping effects

1. Introduction

Gallium Nitride (GaN) power devices play a vital role in power conversion applications [1–3], achieving extraordinary capabilities in photonics and semiconductor technology. In recent decades, GaN high-electron-mobility-transistors (HEMTs) have shown high performance under high temperature (up to 200 °C) [4,5], high breakdown voltage (>650 V) [2,3] and high frequency (>1 MHz) [6,7] operating conditions. Based on these qualities, GaN-HEMT becomes an alternative and competitive candidate to silicon for future semiconductor technology [8]. In the case of switching applications, the gate channel of GaN HEMT with a metal-insulator-semiconductor (MIS-HEMT) structure, which shown in Figure 1a, provides an enlarged gate swing. Due to the addition of a gate insulator, it becomes very effective towards suppressing the gate leakage current ($I_{GS, Off}$), thus improving long-term reliability compared to

pulse-induced surface states trap the region modulated in the density of negatively charged traps with an increase in the magnitude of gate bias stress and evolution of stress time.

Negative bias instability has been found as a critical reliability issue in power transistors, such as MOSFETs, which are made of many material systems, such as Si, SiC, and particularly with GaN. Under reverse gate bias stress, positive charge can be trapped at interface-states in near-interface defects, which are border traps [27]. These trapped charges play a role on the negative threshold voltage (V_{TH}) shift and also degrade channel carrier mobility [28,29]. A similar observation was reported in SiC MOSFETs, where a partially recoverable decrease in lifetime and increase in interface state density took place after reverse gate bias stress [30]. Based on previous studies on GaN power devices, under negative gate bias stress, the GaN HEMT and MIS-HEMT showed a significant negative V_{TH} shift, which is a typical behavior with other material systems, and for enhancement-mode GaN MOSFETs, a positive V_{TH} shift was observed [31]. These observations suggests that the electron trapping in the GaN region results in a positive V_{TH} shift. Moreover, compared to other GaN power devices, the recent understanding of prolonged off-state gate bias stress effects on the GaN based cascode power switch is very limited. This is mainly due to the configuration structure and multi-layered gate stack with multiple interfaces, which presents more chances for its electron trapping effects. A wider study is needed to provide a solid understanding of the mechanism behind negative gate bias stress in GaN cascode technology.

This paper contributes an understanding of the surface and oxide related trapping processes in GaN cascode power switches during off-state V_{GS} bias stress. The results of trapping processes described below indicate that: (i) in pulsed off-state bias the surface trapping may constitute a relevant parasitic mechanism that continuously limits dynamic performance of the switch; (ii) in prolonged off-state gate stress bias, the oxide-related trapping and interface state generation may constitute a relevant threshold voltage (V_{TH}) shift, transconductance ($G_{m,max}$) degradation, and rise-time (t_R) delay increase, with increasing stress voltage magnitude and stress time evolution at room temperature. The major issue in the presence of electronic traps in the GaN power switch structure limits performance continuously.

2. Experimental Details

This paper contains the study of dynamic instability and static reliability that has been carried out on a commercialized 650 V breakdown voltage and 130 m Ω maximum on-state resistance GaN MIS-HEMT-based cascode power switch from a manufacturer. Initially have investigated the electrical characteristics, such as $I_{DS}-V_{DS}$ and $I_{DS}-V_{GS}$ of a virgin GaN cascode power switch before pulsed and prolonged off-state gate bias stress measurements, which are shown in Figure 2. From virgin $I_{DS}-V_{GS}$ characteristics, main device parameters of threshold voltage $V_{TH} = 2.6$ V (defined at $I_{DS} = 1$ A/mm), on-state resistance (R_{DS-ON}) (defined at maximum drain saturation current $I_{DS,Max}$ at $V_{DS} = 5$ V), and maximum transconductance ($G_{m,max}$) were confirmed with the data sheet before off-state gate bias experiments. Further GaN cascode switches were subjected to an extensive trapping-effect analysis based on pulsed and prolonged off-state $V_{GS,OFF}$ bias at room temperature. All these experiments were carried out in a Keithley 2651A and 2601A Source meter system at room temperature.

In the pulsed off-state gate bias stress (Gate-Lag), we characterized the impact of negative gate bias ($V_{GS,OFF}$) pulsed stress on device behavior through the device parameter stability. A double pulse technique was used in the pulsed off-state stress experiment [32–35]. The device's main parameters, threshold voltage (V_{TH}) instability, maximum drain channel current ($I_{DS,Max}$) collapse, and on-state resistance (R_{DS-ON}) degradation were studied during pulsed $V_{GS,OFF}$ stress through two regimes. The impact of low/mid $V_{GS,OFF}$ pulse stress on the performance of the GaN cascode were observed in the first regime, where the device pulsed with $V_{GS,OFF} = -5$ to -20 V and $V_{DS} = 0$ to 5 V at room temperature. Similarly, in the second regime, the device with high-stress voltages of $V_{GS,OFF}$ pulse = -25 to -40 V. During $V_{GS,OFF}$ pulsed stress, the dynamic instabilities with an electron trapping effect on the device were monitored through $I_{DS,Max}$ collapse and R_{DS-ON} degradation, V_{TH} shift and

turn-on or rise-time (t_R) delay. At each pulse of $V_{GS,OFF}$ stress, the GaN cascode device was stressed for 300 μ s and the on-state pulse was 300 ms. Figure 3 shows the flow chart and stress waveform schematic of the pulsed off-state gate ($V_{GS,OFF}$) stress bias experiment.




Figure 2. Representative of commercialized GaN cascode 650 V power switch virgin electrical characteristics: (a) output characteristics and (b) transfer characteristics.




Figure 3. Schematic stress waveform and flow chart of control voltage pulsed ($V_{GS,OFF}$) bias stress experiment.

In the prolonged gate stress bias experiment, we characterized the negative bias instability on the GaN cascode device at room temperature through the device parameters instability at the linear operating region ($V_{DS} = 5$ V). More specifically, we studied the stability of the threshold voltage (V_{TH}), which is defined at $I_{DS} = 1$ A and maximum transconductance ($G_{m,max}$). The prolonged $V_{GS,OFF}$ stress phases include a series of stress segments of increasing $V_{GS,OFF}$ and time evolution of stress t_{stress} . When the device is subjected into $V_{GS,OFF}$ stress, both source and drain channels are grounded with $V_{DS} = 0$ V. Based on the pulsed off-state gate stress bias results, the GaN cascode device is subjected to prolonged off-state gate bias stress experiments with selected high-stress voltages of $V_{GS,OFF} = -30$ to -40 V. For each $V_{GS,OFF}$ bias stress experiment, different GaN cascode devices are used in this study. In this experiment also, the device is initially subjected to virgin I_{DS} - V_{GS} characterization with $V_{DS} = 5$ V before $V_{GS,OFF}$ stress. Further, the device has been subjected to high-stress voltages for 5000 s, and during the stress experiment, I_{DS} - V_{GS} characteristics are observed every 1000 s interval. The device threshold voltage (V_{TH}) shift and transconductance ($G_{m,max}$) degradation were observed during the stress phase and after the stress experiment. The prolonged off-state gate bias experimental flow chart is shown in Figure 4.




Figure 4. Schematic flow chart of prolonged off-state gate ($V_{GS, OFF}$) bias experiment.

3. Results and Discussion

3.1. Pulsed Negative Gate Bias Stress (Gate Lag)

Our study shows behaviors on two regimes of $I_{DS, Max}$ degradation, turn-on delay (t_R), negative V_{TH} shift, and R_{DS-ON} degradation for the GaN cascode under pulsed off-state gate stress bias experiment. We have applied a pulsed negative $V_{GS, OFF}$ starting from two different quiescent bias points: $V_{GS, OFF}$ bias = 0 V and $V_{DS} = 5$ V, which are virgin characteristics and $V_{GS, OFF}$ bias = -5 , -10 , -15 , up to, -40 V with $V_{DS} = 5$ V, which can induce measurable trapping processes on the GaN cascode switch. In the first regime, under low/mid $V_{GS, OFF}$ pulsed bias stress, the device has minimal $I_{DS, Max}$ collapse, a negligible turn-on delay to reach the max drain output, recoverable ΔV_{TH} shift, and ΔR_{DS-ON} , which is shown in Figure 5. The ΔV_{TH} and ΔR_{DS-ON} are normalized V_{TH} and R_{DS-ON} , which are defined with fresh and stressed values (R_{DS-ON} stress/ R_{DS-ON} fresh). In the second regime, the device exposing results of increased $I_{DS, Max}$ degradation, permanent negative ΔV_{TH} shift, high ΔR_{DS-ON} degradation, and increased turn-on delay of device under high $V_{GS, OFF}$ stress is shown in Figure 6.

In this pulsed $V_{GS, OFF}$ bias stress experiment, as the evolution stress pulse width and magnitude of stress voltage increases, the V_{TH} instability and R_{DS-ON} degradation of the device also continuously increases for relevant trapping effects on the device. Figure 5a shows the device $I_{DS}-V_{GS}$ characteristics over low/mid $V_{GS, OFF}$ pulsed stress voltages at low temperature (room temperature). From Figure 5a during low/mid $V_{GS, OFF}$ pulsed stress, the ΔV_{TH} shift and ΔR_{DS-ON} degradation of the device were extracted, which is shown in Figure 5b. The negative ΔV_{TH} shift for low/mid $V_{GS, OFF}$ stress is very minimal and negligible. Under low-stress, a recoverable $I_{DS, Max}$ collapse and ΔR_{DS-ON} degradation is observed, which is shown in Figure 5a,b. As the $V_{GS, OFF}$ pulsed stress increases to -20 V, $I_{DS, max}$ degradation increases along with turn-on delay to reach the drain saturation current, which indicates the generation of surface traps at the ungated access region [36]. As $V_{GS, OFF}$ stress has a higher increase at room temperature, the $I_{DS, Max}$ degradation further increases, which is shown in Figure 6a. The strong reduction in the drain saturation current $I_{DS, Max}$ is observed due to the generation of surface state traps. The $I_{DS, Max}$ defined at $V_{DS} = 5$ V and $V_{GS} = 10$ V changes from 44.5 to 30.5 A, and this is attributed to the reduction of the conduction channel, which is caused by the generation surface straps under $V_{GS, OFF}$ pulsed stress. Eventually, ΔR_{DS-ON} degradation also increases along with $I_{DS, Max}$ degradation for high $V_{GS, OFF}$ pulsed stress. On the other hand, as we increase the $V_{GS, OFF}$ pulsed stress voltages, the negative ΔV_{TH} shift also increases. Figure 6b is an example of this transition with $V_{GS, OFF}$ pulses (-25 , -30 , -35 , and -40 V). This high increase in a negative ΔV_{TH} shift is consistent with electron detrapping from preexisting oxide traps [36,37].




Figure 5. Results of pulsed off-state gate pulse bias on cascode 650 V power switch; (a) I_{DS} behavior under Low/Mid off-state pulsed gate bias stress, and (b) minimal and recoverable ΔR_{DS-ON} degradation and ΔV_{TH} shift with off-state gate bias.




Figure 6. Results of pulsed off-state gate stress bias on cascode 650 V power switch: (a) I_{DS} degradation for high-stress off-state gate bias values and (b) ΔR_{DS-ON} degradation and ΔV_{TH} shift for high stress off-state gate pulsed bias.

Figure 7a shows the I_{DS} versus time (t) measured from the GaN cascode device in response to the $V_{GS,OFF}$ pulses featuring various $V_{GS,OFF}$ values. Gate lag is asymmetrical, it delays the turn-on transient, leaving the turn-off one almost unaffected. Moreover, the gate lag effects of turn-on delay to reach the maximum drain saturation current are significant in the GaN cascode device. The delay in reaching the $I_{DS,Max}$ of the device has no changes for low/mid stress voltages. As the $V_{GS,OFF}$ pulse value increases, the turn-on delay also increases, which is shown in Figure 7a. The maximum gate lag effect is observed at $V_{GS,OFF} = -40$ V and is shown in Figure 7a. These gate-lag effects, shown in Figure 7a, by the GaN cascode device originated by the generation of surface traps at the ungated access region. From this observation, the gate-lag transient composed by a fast change in drain current I_{DS} takes place immediately after the application of the V_{GS} turn-on step, followed by a delayed increase of I_{DS} . Both fast and slow components depend on $V_{GS,OFF}$ and V_{DS} values. Figure 7b shows a negative V_{TH} shift and also the rise-time t_R delay for the GaN cascode device after the $V_{GS,OFF}$ experiment with $V_{GS,OFF}$ pulse stress = -40 V and $V_{DS} = 5$ V. By increasing V_{DS} for $V_{GS,OFF}$ pulse, gate lag effects are strongly attenuated with increasing magnitude of turn-on delay and rise-time delay.

These observations suggest that the generation of field-induced surface traps at the ungated access region between gate and drain sides and electron detrapping effects from preexisting oxide

traps induces the $I_{DS, Max}$ and ΔR_{DS-ON} degradation [38–40], turn-on and rise-time delay, and negative ΔV_{TH} shift [29,30], which is shown in Figures 5–7. The generation of ungated surface-state traps between the gate and source/drain contacts act as “virtual gates”, modulating the underlying depletion region through changes in the density of negatively charged traps. When the off-state gate bias is changed abruptly, these virtual gates respond with the time characteristics of carrier capture/emission phenomena, thus leading to I_{DS} and ΔR_{DS-ON} degradation and delayed switching performance. The charging/discharging from surface-state traps with off-state gate pulsed bias stress is concerned as the mechanism behind the device performance degradation. Under off-state gate $V_{GS, OFF}$ pulsed bias stress, the electron detrapping effects from the preexisting oxide traps play a role on the negative V_{TH} shift. Figure 9 shows that the schematic diagram of the device illustrates possible surface state electron trapping between the drain and gate channel at the ungated region and electron detrapping effects from oxide traps/trapping under the gate channel.




Figure 7. (a) Turn-On delay (Gate-Lag) effects under high $V_{GS, OFF}$ pulsed stress and (b) Rise-Time t_r delay and V_{TH} shift for high V_{DS} and $V_{GS, OFF}$.

3.2. Prolonged Off-State Gate Bias Stress

Our study focused on selected high $V_{GS, OFF}$ stress voltages based on pulsed ($V_{GS, OFF}$) stress results. In prolonged off-state gate $V_{GS, OFF}$ bias stress, we show instability and degradation behaviors of threshold voltage V_{TH} , maximum transconductance ($G_{m, max}$), and rise-time (t_r) delay for the GaN cascode power switch. As the device was subjected into off-state gate stress, $V_{GS, OFF} = -30$, -35 , and -40 V for 5000 s at low temperature (room temperature). The progression of device instability and degradation of V_{TH} and $G_{m, max}$ behaviors with time evolution under $V_{GS, OFF}$ is shown in Figure 8a. In the course of the same experiment, the rise-time t_r delay effect increases over the time evolution of stress under $V_{GS, OFF}$ stress = -40 V, which is shown in Figure 8b. At the end of the experiment, after adding $V_{GS, OFF}$ stress, a residual degradation of $G_{m, max}$, t_r delay and V_{TH} is left.

From Figure 8a, the device under $V_{GS, OFF}$ stress (-30 V) with short t_{stress} , the V_{TH} shift becomes a negative V_{TH} shift and the $G_{m, max}$ value increases initially. As we increase t_{stress} and the stress voltage $V_{GS, OFF}$ magnitude increases, the initial negative V_{TH} shift becomes positive and $G_{m, max}$ starts to degrade, which is also shown in Figure 8a. These V_{TH} positive shifts and $G_{m, max}$ degradation are enhanced by higher $V_{GS, OFF}$ and increased t_{stress} . Figure 8b shows the device progression under high $V_{GS, OFF}$ stress (-40 V), a continuous increase in positive V_{TH} shift and rise-time t_r delay. As we increase t_{stress} , both positive V_{TH} shifts and t_r delay increases. This positive V_{TH} shift is consistent with NBTI studies on GaN MOSFETs. This suggests the appearance of a temporary charge buildup around the threshold voltage after stress.

These observations suggest that a field-induced electron trapping in the GaN channel under both edges of the gate on the source and drain sides [41,42] induces the increase in $G_{m, max}$ and positive V_{TH} shift. Under high reverse electric field, electrons tunnel from the valence band to GaN channel trap

states where electron trapping takes place. In this study, a high electron trapping in the GaN channel might effectively increase the local hole concentration under both edges, which causes a positive V_{TH} shift as well as a degradation of the maximum transconductance and an increase in the rise-time delay of the GaN cascode power switch. Figure 9 shows the schematic diagram of the device, illustrating possible high electron trapping in the GaN channel under both edges of drain and source sides and interface traps.




Figure 8. Results of prolonged off-state gate stress bias on cascode 650 V power switch: (a) transfer characteristics of prolonged off-state gate bias (-40 V) and (b) threshold voltage shift and transconductance degradation after prolonged (5000 s) off-state V_{GS} Bias.




Figure 9. Schematic diagram of a device illustrates possible electron trapping in the GaN cascode power switch under pulsed and prolonged off-state gate $V_{GS, OFF}$ bias stress.

4. Conclusions

We identified two different mechanisms that are responsible for different off-state $V_{GS, OFF}$ stress bias experiments in GaN MIS-HEMT based cascode power switches. These studies indicate that: (i) in pulsed off-state $V_{GS, OFF}$ bias stress, under low-stress, recoverable electron trapping from an ungated surface region takes place, which degrades the $I_{DS, Max}$ and ΔR_{DS-ON} , and turn-delay in reaching the maximum drain channel saturation current, are very minimal. As $V_{GS, OFF}$ pulsed stress increases, the electron detrapping from preexisting oxide traps close to the GaN interface also takes place with surface trapping effects, which shifts ΔV_{TH} negative and increases the ΔR_{DS-ON} degradation and turn-on delay of the device. At the end of the pulsed off-state experiment, a permanent negative V_{TH} shift and increased rise-time were observed. (ii) In prolonged off-state $V_{GS, OFF}$ stress bias, an additional transient positive V_{TH} shift is observed that is accompanied by a degradation in $G_{m, max}$ and an increase in rise-time. This appears to be caused by electron trapping under both gate edges of the GaN channel. In the presence of electron traps in the GaN cascode power switch, such as surface

traps, oxide traps, and interface traps, the device continuously limits the performance and stability. These studies give an understanding of the more complex dynamic instability and static reliability issues of GaN MIS-HEMTs-based Cascode devices.

Author Contributions: Conceptualization, data curation, formal analysis, investigation, methodology and writing—original draft, S.E.; project administration, supervision, validation and writing—review and editing, S.C.; resources, E.Y.C. All authors have read and agreed to the published version manuscript.

Funding: This research received no external funding.

Conflicts of Interest: The authors declare no conflict of interest.

Reference

- Chen, W.; Wong, K.Y.; Huang, W.; Chen, K.J. High-performance AlGa_N/Ga_N lateral field-effect rectifiers compatible with high electron mobility transistors. *Appl. Phys. Lett.* **2008**, *92*, 253501. [[CrossRef](#)]
- Zhang, N.Q.; Moran, B.; Denbaars, S.; Mishra, U.; Wang, X.; Ma, T. Kilovolt AlGa_N/Ga_N HEMTs as switching devices. *Physica Status Solidi (a)* **2001**, *188*, 213–217. [[CrossRef](#)]
- Chou, P.C.; Cheng, S. Performance characterization of gallium nitride HEMT cascode switch for power conditioning applications. *Mater. Sci. Eng. B* **2015**, *198*, 43–50. [[CrossRef](#)]
- Tan, W.; Uren, M.; Fry, P.; Houston, P.; Balmer, R.; Martin, T. High temperature performance of AlGa_N/Ga_N HEMTs on Si substrates. *Solid-State Electron.* **2006**, *50*, 511–513. [[CrossRef](#)]
- Gaska, R.; Chen, Q.; Yang, J.; Osinsky, A.; Khan, M.A.; Shur, M.S. High-temperature performance of AlGa_N/Ga_N HFETs on SiC substrates. *IEEE Electron Device Lett.* **1997**, *18*, 492–494. [[CrossRef](#)]
- Micovic, M.; Brown, D.; Regan, D.; Wong, J.; Tang, Y.; Herrault, F.; Santos, D.; Burnham, S.; Tai, J.; Prophet, E.; et al. High frequency Ga_N HEMTs for RF MMIC applications. In Proceedings of the 2016 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 3–7 December 2016; pp. IEDM16-59–IEDM16-62.
- Sheridan, D.C.; Lee, D.; Ritenour, A.; Bondarenko, V.; Yang, J.; Coleman, C. Ultra-low loss 600V–1200V Ga_N power transistors for high efficiency applications. In Proceedings of the PCIM Europe 2014, International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management, Nuremberg, Germany, 20–22 May 2014; VDE: Frankfurt, Germany, 2014; pp. 1–7.
- Mishra, U.K.; Parikh, P.; Wu, Y.F. AlGa_N/Ga_N HEMTs—an overview of device operation and applications. *Proc. IEEE* **2002**, *90*, 1022–1031. [[CrossRef](#)]
- Van Hove, M.; Boulay, S.; Bahl, S.R.; Stoffels, S.; Kang, X.; Wellekens, D.; Geens, K.; Delabie, A.; Decoutere, S. CMOS process-compatible high-power low-leakage AlGa_N/Ga_N MISHEMT on silicon. *IEEE Electron Device Lett.* **2012**, *33*, 667–669. [[CrossRef](#)]
- Wu, T.L.; Marcon, D.; Zahid, M.B.; Van Hove, M.; Decoutere, S.; Groeseneken, G. Comprehensive investigation of on-state stress on D-mode AlGa_N/Ga_N MIS-HEMTs. In Proceedings of the 2013 IEEE International Reliability Physics Symposium (IRPS), Anaheim, CA, USA, 14–18 April 2013; pp. 3C.5.1–3C.5.7.
- Letellier, A.; Dubois, M.R.; Trovao, J.P.; Maher, H. Gallium nitride semiconductors in power electronics for electric vehicles: Advantages and challenges. In Proceedings of the 2015 IEEE Vehicle Power and Propulsion Conference (VPPC), Montreal, QC, Canada, 19–22 October 2015; pp. 1–6.
- Stubbe, T.; Mallwitz, R.; Rupp, R.; Pozzovivo, G.; Bergner, W.; Haeberlen, O.; Kunze, M. Ga_N power semiconductors for PV inverter applications—Opportunities and risks. In Proceedings of the CIPS 2014—8th International Conference on Integrated Power Electronics Systems, Nuremberg, Germany, 25–27 February 2014; VDE: Frankfurt, Germany, 2014; pp. 1–6.
- Su, M.; Chen, C.; Rajan, S. Prospects for the application of Ga_N power devices in hybrid electric vehicle drive systems. *Semicond. Sci. Technol.* **2013**, *28*, 074012. [[CrossRef](#)]
- Delaine, J.; Jeannin, P.O.; Frey, D.; Guepratte, K. High frequency DC-DC converter using Ga_N device. In Proceedings of the 2012 Twenty-Seventh Annual IEEE Applied Power Electronics Conference and Exposition (APEC), Orlando, FL, USA, 5–9 February 2012; pp. 1754–1761.
- Wrzecionko, B.; Bortis, D.; Biela, J.; Kolar, J.W. Novel AC-coupled gate driver for ultrafast switching of normally off SiC JFETs. *IEEE Trans. Power Electron.* **2011**, *27*, 3452–3463. [[CrossRef](#)]

16. Reusch, D.; Lee, F.C.; Gilham, D.; Su, Y. Optimization of a high density gallium nitride based non-isolated point of load module. In Proceedings of the 2012 IEEE Energy Conversion Congress and Exposition (ECCE), Raleigh, NC, USA, 15–20 September 2012; pp. 2914–2920.
17. Kampitsis, G.; Papathanassiou, S.; Manias, S. Performance consideration of an AC coupled gate drive circuit with forward bias for normally-on SiC JFETs. In Proceedings of the 2013 IEEE Energy Conversion Congress and Exposition, Denver, CO, USA, 15–19 September 2013; pp. 3224–3229.
18. Cheng, S.; Chou, P.C. Power conditioning applications of 700V GaN-HEMTs cascode switch. In Proceedings of the IECON 2015-41st Annual Conference of the IEEE Industrial Electronics Society, Yokohama, Japan, 9–12 November 2015; pp. 004796–004801.
19. Huang, X.; Liu, Z.; Li, Q.; Lee, F.C. Evaluation and application of 600 V GaN HEMT in cascode structure. *IEEE Trans. Power Electron.* **2013**, *29*, 2453–2461. [[CrossRef](#)]
20. Verzellesi, G.; Mazzanti, A.; Basile, A.F.; Boni, A.; Zanoni, E.; Canali, C. Experimental and numerical assessment of gate-lag phenomena in AlGaAs-GaAs heterostructure field-effect transistors (FETs). *IEEE Trans. Electron Devices* **2003**, *50*, 1733–1740. [[CrossRef](#)]
21. Yeats, R.; D'Avanzo, D.; Chan, K.; Fernandez, N.; Taylor, T.; Vogel, C. Gate slow transients in GaAs MESFETs-causes, cures, and impact on circuits. In Proceedings of the Technical Digest—International Electron Devices Meeting, San Francisco, CA, USA, 11–14 December 1988; pp. 842–845.
22. Vetry, R.; Zhang, N.Q.; Keller, S.; Mishra, U.K. The impact of surface states on the DC and RF characteristics of AlGaIn/GaN HFETs. *IEEE Trans. Electron Devices* **2001**, *48*, 560–566. [[CrossRef](#)]
23. Nguyen, C.; Nguyen, N.; Grider, D. Drain current compression in GaN MODFETs under large-signal modulation at microwave frequencies. *Electron. Lett.* **1999**, *35*, 1380–1382. [[CrossRef](#)]
24. Binari, S.C.; Ikossi, K.; Roussos, J.A.; Kruppa, W.; Park, D.; Dietrich, H.B.; Koleske, D.D.; Wickenden, A.E.; Henry, R.L. Trapping effects and microwave power performance in AlGaIn/GaN HEMTs. *IEEE Trans. Electron Devices* **2001**, *48*, 465–471. [[CrossRef](#)]
25. Mitrofanov, O.; Manfra, M. Mechanisms of gate lag in GaN/AlGaIn/GaN high electron mobility transistors. *Superlattices Microstruct.* **2003**, *34*, 33–53. [[CrossRef](#)]
26. Meneghini, M.; Bisi, D.; Marcon, D.; Stoffels, S.; Van Hove, M.; Wu, T.L.; Decoutere, S.; Meneghesso, G.; Zanoni, E. Trapping and reliability assessment in D-mode GaN-based MIS-HEMTs for power applications. *IEEE Trans. Power Electron.* **2013**, *29*, 2199–2207. [[CrossRef](#)]
27. Schroder, D.K.; Babcock, J.A. Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing. *J. Appl. Phys.* **2003**, *94*, 1–18. [[CrossRef](#)]
28. Kimizuka, N.; Yamaguchi, K.; Imai, K.; Iizuka, T.; Liu, C.; Keller, R.; Horiuchi, T. NBTI enhancement by nitrogen incorporation into ultrathin gate oxide for 0.10- μm gate CMOS generation. In Proceedings of the 2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No. 00CH37104), Honolulu, HI, USA, 13–15 June 2000; pp. 92–93.
29. Marinella, M.; Schroder, D.; Isaacs-Smith, T.; Ahyi, A.; Williams, J.; Chung, G.; Wan, J.; Loboda, M. Evidence of negative bias temperature instability in 4 H-SiC metal oxide semiconductor capacitors. *Appl. Phys. Lett.* **2007**, *90*, 253508. [[CrossRef](#)]
30. Sang, F.; Wang, M.; Zhang, C.; Tao, M.; Xie, B.; Wen, C.P.; Wang, J.; Hao, Y.; Wu, W.; Shen, B. Investigation of the threshold voltage drift in enhancement mode GaN MOSFET under negative gate bias stress. *Jpn. J. Appl. Phys.* **2015**, *54*, 044101. [[CrossRef](#)]
31. Yen, C.T.; Hung, H.T.; Hung, C.C.; Lee, C.Y.; Lee, H.Y.; Lee, L.S.; Huang, Y.F.; Cheng, C.Y.; Chuang, P.J.; Hsu, F.J. Negative Bias Temperature Instability of SiC MOSFET. *Mater. Sci. Forum* **2016**, *858*, 595–598. [[CrossRef](#)]
32. Santarelli, A.; Cignani, R.; Niessen, D.; Gibiino, G.P.; Traverso, P.A.; Di Giacomo, V.; Chang, C.; Floriot, D.; Schreurs, D.; Filicori, F. Evaluation of gan fet power performance reduction due to nonlinear charge trapping effects. In Proceedings of the 2014 9th European Microwave Integrated Circuit Conference, Rome, Italy, 6–7 October 2014; pp. 198–201.
33. Nunes, L.C.; Gomes, J.M.; Cabral, P.M.; Pedro, J.C. A new nonlinear model extraction methodology for GaN HEMTs subject to trapping effects. In Proceedings of the 2015 IEEE MTT-S International Microwave Symposium, Phoenix, AZ, USA, 17–22 May 2015; pp. 1–4.

34. Santarelli, A.; Cignani, R.; Gibiino, G.P.; Niessen, D.; Traverso, P.A.; Florian, C.; Schreurs, D.M.P.; Filicori, F. A double-pulse technique for the dynamic I/V characterization of GaN FETs. *IEEE Microw. Wirel. Compon. Lett.* **2013**, *24*, 132–134. [[CrossRef](#)]
35. Li, R.; Wu, X.; Yang, S.; Sheng, K. Dynamic on-state resistance test and evaluation of GaN power devices under hard-and soft-switching conditions by double and multiple pulses. *IEEE Trans. Power Electron.* **2018**, *34*, 1044–1053. [[CrossRef](#)]
36. Liu, S.; Yang, S.; Tang, Z.; Jiang, Q.; Liu, C.; Wang, M.; Shen, B.; Chen, K.J. Interface/border trap characterization of Al₂O₃/AlN/GaN metal-oxide-semiconductor structures with an AlN interfacial layer. *Appl. Phys. Lett.* **2015**, *106*, 051605. [[CrossRef](#)]
37. Ľapajna, M.; Jurkovič, M.; Válik, L.; Haščík, Š.; Gregušová, D.; Brunner, F.; Cho, E.M.; Kuzmík, J. Bulk and interface trapping in the gate dielectric of GaN based metal-oxide-semiconductor high-electron-mobility transistors. *Appl. Phys. Lett.* **2013**, *102*, 243509. [[CrossRef](#)]
38. Deng, X.; Zhang, B.; Li, Z.; Chen, Z. Two-dimensional analysis of the surface state effects in 4H-SiC MESFETs. *Microelectron. Eng.* **2008**, *85*, 295–299. [[CrossRef](#)]
39. Bisi, D.; Meneghini, M.; De Santi, C.; Chini, A.; Dammann, M.; Brueckner, P.; Mikulla, M.; Meneghesso, G.; Zanoni, E. Deep-level characterization in GaN HEMTs-Part I: Advantages and limitations of drain current transient measurements. *IEEE Trans. Electron Devices* **2013**, *60*, 3166–3175. [[CrossRef](#)]
40. Jin, D.; Joh, J.; Krishnan, S.; Tipirneni, N.; Pendharkar, S.; Del Alamo, J. Total current collapse in High-Voltage GaN MIS-HEMTs induced by Zener trapping. In Proceedings of the 2013 IEEE International Electron Devices Meeting, Washington, DC, USA, 9–11 December 2013; pp. IEDM13-148–IEDM13-151.
41. Guo, A.; del Alamo, J.A. Negative-bias temperature instability of GaN MOSFETs. In Proceedings of the 2016 IEEE International Reliability Physics Symposium (IRPS), Pasadena, CA, USA, 17–21 April 2016; pp. 4A-1-1–4A-1-6.
42. Guo, A.; del Alamo, J.A. Unified mechanism for positive-and negative-bias temperature instability in GaN MOSFETs. *IEEE Trans. Electron Devices* **2017**, *64*, 2142–2147. [[CrossRef](#)]



© 2020 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<http://creativecommons.org/licenses/by/4.0/>).