## Article

# Wide Load Range ZVS Three-level DC-DC Converter: Modular Structure, Redundancy Ability, and Reduced Filters Size 

Yong Shi * ${ }^{\text {D }}$ and Zhuoyi Xu<br>School of Electrical and Control Engineering, Shaanxi University of Science and Technology, Xi'an 710021, China; xuzhuoyi96@gmail.com<br>* Correspondence: shiyong@sust.edu.cn

Received: 12 August 2019; Accepted: 10 September 2019; Published: 15 September 2019


#### Abstract

In future dc distributed power systems, high performance high voltage dc-dc converters with redundancy ability are welcome. However, most existing high voltage dc-dc converters do not have redundancy ability. To solve this problem, a wide load range zero-voltage switching (ZVS) three-level (TL) dc-dc converter is proposed, which has some definitely good features. The primary switches have reduced voltage stress, which is only $\mathrm{V}_{\mathrm{in}} / 2$. Moreover, no extra clamping component is needed, which results simple primary structure. Redundancy ability can be obtained by both primary and secondary sides, which means high system reliability. With proper designing of magnetizing inductance, all primary switches can obtain ZVS down to 0 output current, and in addition, the added conduction loss can be neglected. TL voltage waveform before the output inductor is obtained, which leads small volume of the output filter. Four secondary MOSFETs can be switched in zero-current switching (ZCS) condition over wide load range. Finally, both the primary and secondary power stages are modular architecture, which permits realizing any given system specifications by low voltage, standardized power modules. The operation principle, soft switching characteristics are presented in this paper, and the experimental results from a 1 kW prototype are also provided to validate the proposed converter.


Keywords: modular structure; ZVS; redundancy ability

## 1. Introduction

The dc distribution, with several good features, e.g., high system stability, high conversion and transmission efficiency, high flexibility and easy system control [1-3], seems to be the most attractive solution for future power systems with the increasing percentage of renewable energy sources, such as photovoltaic, wind power, and fuel cells. To improve the overall performance of a dc distribution, high dc input voltage is preferred. Therefore, dc-dc converters for high voltage dc distributions with good input and output characteristics, simple and compact circuit structure, good efficiency performance have already become hot issues in the power electronics society [4]. The main challenge caused by high dc input voltage is how to select proper power devices to fulfill power conversion task without system performance and reliability compensating [4]. Full bridge ( FB ) dc-dc topology with high voltage rating MOSFETs and IGBTs may be directly used in high voltage dc-dc conversion, but, high conduction loss and worse switching characteristics of these high voltage rating power devices may greatly degrade the conversion efficiency and power density. Moreover, high voltage dynamic transition would cause some electrical-magnetic compliable (EMC) problems, which is not preferred in the designing and producing procedure of the high input dc-dc power converters. Therefore, using series connected low voltage rating and high-performance power modules to sustain high dc bus voltage is still the
best solution in high voltage dc-dc applications. Several good research papers have been published, and these solutions can be concluded into two kinds, which are TL dc-dc converters [5-19] and input series cells dc-dc converters [20-32]. The first TL dc-dc converter was proposed in [5], which is a diode clamped half bridge (HB) dc-dc converter. In [5], the voltage stress on each primary switch is only $\mathrm{V}_{\mathrm{in}} / 2$, and the primary switches can obtain zero-voltage switching (ZVS) with limited load range. A series of zero-voltage and zero-current switching (ZVZCS) TL dc-dc converters were proposed in [6], and the primary switches in this converter can achieve ZVZCS operation over wide load range; furthermore, a simple switching scheme is used in these converters, which makes these topologies more convenient to industrial customers. Then, many other good research results have been reported in following main aspects: new topologies for special applications [8-10], wide range soft switching technologies [6,10-16], and converters with reduced volume of the input and output filters [16-19]. All above mentioned papers have made the TL dc-dc converters more applicable.

Input series cells dc-dc converter (ISCDC) is another solution for high voltage dc-dc conversion, which is composed of several series connected cells to reduce the voltage stress on the primary switches. Compared to TL dc-dc converters, ISCDCs have a simple and compact primary circuit due to its modular structure, which is attractive to high input industrial applications. In [20,21], ISCDCs based on forward or fly-back cells were proposed, which can reduce the voltage stress on the primary switches. The main drawback of these converters is hard switching operation, which results low power transferring efficiency. Some resonant ISCDCs were presented in [22,23], and these converters can achieve good soft switching characteristics, as well as low voltage stress on the primary switches. Half bridge (HB) based ISCDCs were reported and analyzed in [24-26], and some of these converters have input voltage auto-balance ability. Input-series output-parallel dc-dc converters (ISOPDCs) are new type ISCDCs, which are considered as the most promising choice due to its truly modular structure, which means normal two-level modules can be directly connected for special high voltage applications $[27,28]$. The main challenge of ISOPDCs is the input voltage balance problem, which can be solved by many control strategies [29-31] with increased cost and circuit complexity. In [32], a flying capacitor is added to achieve input voltage auto-balance ability, which makes the ISOPDC more applicable [32]. Figure 1 shows the ISOPDC in [32], which is composed of two two-level FB cells series connected in the primary side and parallel connected in the secondary side. Two FB cells are synchronously switched with the PS switching scheme, and a flying capacitor is used to obtain auto-voltage balance ability.


Figure 1. ISOPDC in [32].
However, limitations still exist. As shown in Figure 1, the midpoint voltage is still highly dependent on the states of the input series and output parallel connected modules. Any errors occurring in each module, i.e., $\mathrm{S}_{1}$ is broken, would cause the converter halting due to the voltage of the input capacitors cannot be balanced again, which means the primary and secondary sides of the
converter in Figure 1 having no redundancy ability. In fact, this is a common problem of most ISCDCs. In addition, the converter in Figure 1 has some other disadvantages: the secondary rectifier voltage waveforms are still two-level, which needs a large output filter to minimize the output current ripple, and a large input EMI filter is also required; the ZVS load range is narrow, which results in high power loss especially under the light load condition. Therefore, it is still a worthy task to find new high voltage dc-dc converters with redundancy ability, modular structure, simple input voltage balance circuit, reduced volume of the output and input filters, and good soft switching characteristics.

In this paper, a wide load range ZVS high voltage dc-dc converter with redundancy ability, modular structure, simple input voltage balance circuit, reduced volume of the output and input inductors is proposed and investigated. The outline of this paper is concluded as follows. In Section 2, the configuration of the proposed converter is presented. Normal operation principle is discussed in Section 3. And in Section 4, module failure operation principle is analyzed to prove the redundancy ability. Some important technical issues are analyzed in Section 5. Experimental results are presented and discussed in Section 6. The main conclusions are given in the last section.

## 2. Circuit Configuration

Figure 2 shows the presented circuit. In the primary side, $C_{i n 1}$ and $C_{i n 2}$ are the input capacitors with the same value, which are used to split the input voltage. $S_{1}-S_{8}$ are the primary switches; $D_{1}-D_{8}$ are the anti-parallel diodes of $\mathrm{S}_{1}-\mathrm{S}_{8}$, and $\mathrm{C}_{1}-\mathrm{C}_{8}$ are corresponding parasitic capacitors of the primary switches. During the operation, OFF voltages across $S_{1}-S_{8}$ are directly clamped by $C_{i n 1}$ and $C_{i n 2}$, thus, no extra clamping component is needed. $\mathrm{C}_{\mathrm{BL} 1}$ and $\mathrm{C}_{\mathrm{BL} 2}$ are two dc blocking capacitors, which is series connected with $\mathrm{N}_{1 \mathrm{p}}$ and $\mathrm{N}_{2 \mathrm{p}}$. $\mathrm{L}_{\mathrm{lk} 1}$ and $\mathrm{L}_{\mathrm{lk} 2}$ are the leakage inductors of the transformers; $\mathrm{L}_{1 m}$ and $\mathrm{L}_{2 m}$ are magnetic inductors of the transformers, which is designed to a specific value to help the ZVS of $\mathrm{S}_{1}-\mathrm{S}_{8}$. In the secondary side, two parallel-connected rectifier modules are included. The first rectifier module is built of $\mathrm{S}_{\mathrm{s} 1}-\mathrm{S}_{\mathrm{s} 2}, \mathrm{D}_{\mathrm{o} 1}-\mathrm{D}_{\mathrm{o6}}, \mathrm{~L}_{\mathrm{o} 1}$ and $\mathrm{C}_{\mathrm{o} 1}$; while, the secondary module is composed of $\mathrm{S}_{\mathrm{s} 3}-\mathrm{S}_{\mathrm{s} 4}$, $\mathrm{D}_{\mathrm{o} 7}-\mathrm{D}_{\mathrm{o} 12}, \mathrm{~L}_{\mathrm{o} 2}$ and $\mathrm{C}_{\mathrm{o} 2}$.


Figure 2. Proposed high voltage zero-voltage switching (ZVS) dc-dc converter with redundancy ability.

## 3. Normal Operation

Before the discussion, some assumptions are concluded as follows: (1) the on-resistance of the primary switches are neglected; (2) the voltage ripple on $C_{i n 1}, C_{i n 2}, C_{B L 1}$ and $C_{B L 2}$ can be
neglected due to high capacitance; (3) the output capacitance of the power devices is identical, and is represented by $C_{o}$; (4) $\mathrm{L}_{\mathrm{lk} 1}$ and $\mathrm{L}_{\mathrm{lk} 2}$ are identical, and are represented by $\mathrm{L}_{\mathrm{lk}}$; (5) $\mathrm{L}_{1 \mathrm{~m}}$ and $\mathrm{L}_{2 \mathrm{~m}}$ are identical, and are represented by $\mathrm{L}_{\mathrm{m}}$; (6) $\mathrm{N}_{1 \mathrm{p}}$ is identical to $\mathrm{N}_{2 \mathrm{p}}$, and $\mathrm{N}_{1 \mathrm{~s} 1}=\mathrm{N}_{1 \mathrm{~s} 2}=\mathrm{N}_{2 \mathrm{~s} 1}=\mathrm{N}_{2 \mathrm{~s} 2}$; (7) $k_{\mathrm{T}}=\mathrm{N}_{1 \mathrm{p}} / \mathrm{N}_{1 \mathrm{~s} 1}=\mathrm{N}_{2 \mathrm{p}} / \mathrm{N}_{2 \mathrm{~s} 1}$; (8) the current ripple of $i_{\mathrm{Lo} 1}$ and $i_{\mathrm{Lo} 2}$ is neglected; (9) With proper controlling, the output currents of the two paralleled connected modules can be identical, and the controlling method is not discussed in this paper. Therefore, $i_{\mathrm{Lo} 1}=i_{\mathrm{Lo} 2} . i_{\mathrm{Lo} 1}$ and $i_{\mathrm{Lo} 2}$ are represented by $\mathrm{I}_{\mathrm{O}} ;(10) i_{\mathrm{in}}$ is identical to $i_{\mathrm{Vin}}+i_{\mathrm{Cin}}$, and its AC content is defined as $i_{\text {in }}$. During the normal operation, the proposed converter can be controlled in the secondary side and primary side modulation modes. Figure 3 depicts the key waveforms, Tables 1 and 2 show the switching status in each stage.


Figure 3. Key waveforms: (a) secondary side modulation; (b) primary side modulation.
Table 1. Switching scheme in the first half switching period (secondary side modulation mode).

| Item | $\mathbf{s}_{\mathbf{1}}$ | $\mathbf{s}_{\mathbf{2}}$ | $\mathbf{s}_{\mathbf{3}}$ | $\mathbf{s}_{\mathbf{4}}$ | $\mathbf{s}_{\mathbf{5}}$ | $\mathbf{s}_{\mathbf{6}}$ | $\mathbf{s}_{\mathbf{7}}$ | $\mathbf{s}_{\mathbf{8}}$ | $\mathbf{s}_{\mathbf{s} 1}$ | $\mathbf{s}_{\mathbf{s} \mathbf{2}}$ | $\mathbf{s}_{\mathbf{s} 3}$ | $\mathbf{s}_{\mathbf{s} \mathbf{4}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Stage 1 | ON | OFF | OFF | ON | OFF | ON | ON | OFF | ON | OFF | ON | OFF |
| Stage 2 | OFF | OFF | OFF | OFF | OFF | OFF | OFF | OFF | ON | OFF | OFF | ON |
| Stage 3 | OFF | OFF | OFF | OFF | OFF | OFF | OFF | OFF | ON | OFF | OFF | ON |
| Stage 4 | OFF | ON | ON | OFF | ON | OFF | OFF | ON | ON | OFF | OFF | ON |
| Stage 5 | OFF | ON | ON | OFF | ON | OFF | OFF | ON | ON | OFF | OFF | ON |
| Stage 6 | OFF | ON | ON | OFF | ON | OFF | OFF | ON | OFF | OFF | OFF | OFF |

Table 2. Switching scheme in the first half switching period (secondary side modulation mode).

| Item | $\mathrm{S}_{1}$ | $\mathrm{S}_{2}$ | $\mathrm{S}_{3}$ | $\mathrm{S}_{4}$ | $\mathrm{S}_{5}$ | $\mathrm{S}_{6}$ | $\mathrm{S}_{7}$ | $\mathrm{S}_{8}$ | $\mathrm{S}_{\text {s1 }}$ | $\mathrm{S}_{\mathrm{s} 2}$ | $\mathrm{S}_{\text {s3 }}$ | $\mathrm{S}_{\text {s4 }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Stage 1 | ON | OFF | OFF | ON | OFF | ON | ON | OFF | OFF | OFF | OFF | OFF |
| Stage 2 | OFF | OFF | OFF | ON | OFF | ON | OFF | OFF | OFF | OFF | OFF | OFF |
| Stage 3 | OFF | OFF | OFF | ON | OFF | ON | OFF | OFF | OFF | OFF | OFF | OFF |
| Stage 4 | OFF | ON | OFF | OFF | OFF | OFF | OFF | OFF | OFF | OFF | OFF | OFF |
| Stage 5 | OFF | ON | OFF | OFF | OFF | OFF | OFF | ON | OFF | OFF | OFF | OFF |
| Stage 6 | OFF | ON | ON | OFF | ON | OFF | OFF | ON | OFF | OFF | OFF | OFF |

### 3.1. Secondary Side Modulation

As shown in Figure 3a, the primary switches can be divided into two groups. The first group is $S_{1}, S_{4}, S_{6}$ and $S_{7}$; while another group is $S_{2}, S_{3}, S_{5}$ and $S_{8}$. The switches in each group are switched ON and OFF synchronously, and the switches in different groups are switched in the complementary
mode. In the secondary side, $\mathrm{S}_{\mathrm{s} 2}$ and $\mathrm{S}_{\mathrm{s} 3}$ are switched ON and OFF synchronously; while $\mathrm{S}_{\mathrm{s} 1}$ and $\mathrm{S}_{\mathrm{s} 4}$ are switched ON and OFF synchronously. $\mathrm{S}_{\mathrm{s} 1}$ and $\mathrm{S}_{\mathrm{s} 3}$ are switched in the complementary mode with $S_{\mathrm{s} 2}$ and $\mathrm{S}_{\mathrm{s} 4} . \mathrm{V}_{\mathrm{o}}$ can be regulated by the phase angel between gate signals of $\mathrm{S}_{\mathrm{s} 1}$ and $\mathrm{S}_{1}, \mathrm{~S}_{\mathrm{s} 3}$ and $\mathrm{S}_{5}$. When these angles equal $180^{\circ}, \mathrm{V}_{\mathrm{o}}=\mathrm{V}_{\mathrm{in}} /\left(2 \mathrm{k}_{\mathrm{T}}\right)$. There are 12 operation stages in one switching cycle, and the operation stages in the first half switching cycle are illustrated in Figure 4.


Figure 4. Operation stages of the secondary modulation: (a) stage 1; (b) stage 2; (c) stage 3; (d) stage 4; (e) stage 5 ; (f) stage 6 .

Stage 1 [Figure 4a]: before $\mathrm{t}_{0}$, the circuit is stable. Input source powers the load. In the primary side, $\mathrm{S}_{1}, \mathrm{~S}_{4}, \mathrm{~S}_{6}$ and $\mathrm{S}_{7}$ are $\mathrm{ON} ; \mathrm{v}_{\mathrm{CD}}=\mathrm{V}_{\mathrm{in}} / 2$, and $\mathrm{v}_{\mathrm{AB}}=-\mathrm{V}_{\mathrm{in}} / 2 ; i_{1 \mathrm{p}}=2 \mathrm{I}_{\mathrm{o}} / k_{\mathrm{T}}$, and $i_{2 \mathrm{p}}=-2 \mathrm{I}_{\mathrm{o}} / k_{\mathrm{T}} . i_{\mathrm{Llk} 1}$ and $i_{\text {Llk } 2}$ are

$$
\begin{align*}
i_{\mathrm{Llk} 1}(t) & =\frac{2 \mathrm{I}_{\mathrm{o}}}{k_{\mathrm{T}}}+i_{1 \mathrm{~m}}\left(t_{0}\right)+\frac{\mathrm{V}_{\mathrm{in}}}{2 \mathrm{~L}_{\mathrm{m}}}\left(t-t_{0}\right)  \tag{1}\\
i_{\mathrm{Llk} 2}(t) & =-\frac{2 \mathrm{I}_{\mathrm{o}}}{k_{\mathrm{T}}}+i_{2 \mathrm{~m}}\left(t_{0}\right)-\frac{\mathrm{V}_{\mathrm{in}}}{2 \mathrm{~L}_{\mathrm{m}}}\left(t-t_{0}\right) \tag{2}
\end{align*}
$$

$i_{\text {in }}=i_{\text {Vin }}+i_{\mathrm{Cin} 1}$ with the value of $i_{\mathrm{Llk} 1}$. The DC content of $i_{\text {in }}$ flows from the input source to the primary sides of the transformers directly. $i_{\text {Cin } 1}$ is partial AC content of $i_{\text {in }}$ depends on the reactance distribution of the input source and input capacitors. As $i_{\mathrm{Cin} 1}$ is identical to $i_{\mathrm{Cin} 2}$, the midpoint voltage of $\mathrm{C}_{\mathrm{in} 1}$ and
$\mathrm{C}_{\mathrm{in} 2}$ is constant during this period. $\mathrm{v}_{\mathrm{S} 2}$ and $\mathrm{v}_{\mathrm{S} 5}$ are clamped by $\mathrm{C}_{\mathrm{in} 1}$, and $\mathrm{v}_{\mathrm{S} 3}$ and $\mathrm{v}_{\mathrm{S} 8}$ are clamped by $\mathrm{C}_{\mathrm{in} 2}$.

In the secondary side, $S_{s 1}$ and $S_{s 4}$ are $O N ; D_{o 1}, D_{o 6}, D_{o 8}$ and $D_{o 11}$ are conducted; $v_{\text {rect1 }}=v_{\text {rect2 }}=\mathrm{V}_{\text {in }} / k_{\mathrm{T}}$.

Stage 2 [Figure $4 \mathrm{~b}, t_{0}-t_{1}$ ]: At $t_{0}, \mathrm{~S}_{1}, \mathrm{~S}_{4}, \mathrm{~S}_{6}$ and $\mathrm{S}_{7}$ are switched OFF. In the primary side, the slope rates of $i_{1 \mathrm{~m}}$ and $i_{2 \mathrm{~m}}$ are very slow, and the absolute value of these currents is constant value $\mathrm{I}_{\mathrm{m}}$. Therefore, the absolute value of $i_{\mathrm{Llk} 1}$ and $i_{\mathrm{Llk} 2}$ during this period is

$$
\begin{equation*}
\left|i_{\mathrm{Llk} 1}(t)\right|=\left|i_{\mathrm{Llk} 2}(t)\right|=\mathrm{I}_{m}+\frac{2 \mathrm{I}_{\mathrm{O}}}{k_{\mathrm{T}}} \tag{3}
\end{equation*}
$$

$i_{\text {Llk } 1}$ charges $C_{1}$ and $C_{4}$, discharges $C_{2}$ and $C_{3}$; while $i_{\text {Llk2 }}$ charges $C_{6}$ and $C_{7}$, discharges $C_{5}$ and $\mathrm{C}_{8} \cdot v_{\mathrm{S} 1}, v_{\mathrm{S} 4}, v_{\mathrm{S} 6}$ and $v_{\mathrm{S} 7}$ are

$$
\begin{equation*}
v_{S i}(t)=\frac{I_{m} k_{\mathrm{T}}+2 \mathrm{I}_{\mathrm{o}}}{2 k_{\mathrm{T}} \mathrm{C}_{\mathrm{o}}} t, \quad i=1,4,6,7 \tag{4}
\end{equation*}
$$

$v_{\mathrm{S} 2}, v_{\mathrm{S} 3}, v_{\mathrm{S} 5}$ and $v_{\mathrm{S} 8}$ are

$$
\begin{equation*}
v_{\mathrm{S} k}(t)=\frac{\mathrm{V}_{\mathrm{in}}}{2}-\frac{\mathrm{I}_{m} k_{\mathrm{T}}+2 \mathrm{I}_{\mathrm{o}}}{2 k_{\mathrm{T}} \mathrm{C}_{\mathrm{o}}} t, \quad k=2,3,5,8 \tag{5}
\end{equation*}
$$

According to (4) and (5), the voltage of $\mathrm{S}_{1}-\mathrm{S}_{8}$ is lower than $\mathrm{V}_{\mathrm{in}} / 2$, before the end of this stage.
This stage lasts until $v_{\mathrm{S} 1}$ is $\mathrm{V}_{\mathrm{in}} / 2$, and the interval is

$$
\begin{equation*}
\mathrm{T}_{10}=\frac{\mathrm{V}_{\mathrm{in}} \mathrm{C}_{\mathrm{o}} k_{\mathrm{T}}}{\left(\mathrm{I}_{m} k_{\mathrm{T}}+2 \mathrm{I}_{\mathrm{o}}\right)} \tag{6}
\end{equation*}
$$

$i_{\mathrm{Cin} 1}$ is identical to $i_{\mathrm{Cin} 2}$, which is $i_{\mathrm{Llk} 1}-i_{\mathrm{Llk} 2}$, and under ideal condition, this value is zero. Therefore, the midpoint voltage of $\mathrm{C}_{\mathrm{in} 1}$ and $\mathrm{C}_{\mathrm{in} 2}$ can also be stabled during this period.

In the secondary side, $\mathrm{S}_{\mathrm{s} 1}$ and $\mathrm{S}_{\mathrm{s} 4}$ are $\mathrm{ON} ; \mathrm{D}_{\mathrm{o} 1}, \mathrm{D}_{\mathrm{o} 6}, \mathrm{D}_{\mathrm{o} 8}$ and $\mathrm{D}_{\mathrm{o} 11}$ are conducted; $v_{\text {rect1 }}=v_{\text {rect2 }}=$ $2 v_{\mathrm{CD}}(t) / k_{\mathrm{T}}=2\left|v_{\mathrm{AB}}(t)\right| / k_{\mathrm{T}}$.

Stage 3 [Figure $4 \mathrm{c}, t_{1}-t_{2}$ ]: At $t_{1}, \mathrm{D}_{2}, \mathrm{D}_{3}, \mathrm{D}_{5}$ and $\mathrm{D}_{8}$ are ON . In the primary side, $v_{\mathrm{CD}}=-V_{\mathrm{in}} / 2$, and $v_{\mathrm{AB}}=\mathrm{V}_{\mathrm{in}} / 2 ; \mathrm{L}_{1 \mathrm{~m}}$ and $\mathrm{L}_{2 \mathrm{~m}}$ sustain negative voltage, and $i_{1 \mathrm{~m}}$ and $i_{2 \mathrm{~m}}$ are

$$
\begin{align*}
i_{1 \mathrm{~m}}(t) & =\mathrm{I}_{m}-\frac{\mathrm{V}_{\mathrm{in}}}{2 \mathrm{~L}_{\mathrm{m}}}\left(t-t_{1}\right)  \tag{7}\\
i_{2 \mathrm{~m}}(t) & =-\mathrm{I}_{m}+\frac{\mathrm{V}_{\mathrm{in}}}{2 \mathrm{~L}_{\mathrm{m}}}\left(t-t_{1}\right) \tag{8}
\end{align*}
$$

$i_{\mathrm{Llk} 1}$ and $i_{\mathrm{Llk} 2}$ are

$$
\begin{align*}
i_{\mathrm{Llk} 1}(t) & =\left(\frac{2 \mathrm{I}_{\mathrm{o}}}{k_{\mathrm{T}}}+\mathrm{I}_{m}\right)-\frac{\mathrm{V}_{\mathrm{in}}}{2} \frac{\mathrm{~L}_{\mathrm{m}}+\mathrm{L}_{\mathrm{lk}}}{\mathrm{~L}_{\mathrm{m}} \mathrm{~L}_{\mathrm{lk}}}\left(t-t_{1}\right)  \tag{9}\\
i_{\mathrm{Llk} 2}(t) & =-\left(\frac{2 \mathrm{I}_{\mathrm{o}}}{k_{\mathrm{T}}}+\mathrm{I}_{m}\right)+\frac{\mathrm{V}_{\mathrm{in}}}{2} \frac{\mathrm{~L}_{\mathrm{m}}+\mathrm{L}_{\mathrm{lk}}}{\mathrm{~L}_{\mathrm{m}} \mathrm{~L}_{\mathrm{lk}}}\left(t-t_{1}\right) \tag{10}
\end{align*}
$$

$i_{\text {in }}=i_{\text {Vin }}+i_{\mathrm{Cin} 1}$ with the value of $i_{\mathrm{Llk} 2}$. The DC content of $i_{\text {in }}$ will flow from the input source to the primary sides of the transformers directly. $i_{\mathrm{Cin} 1}$ is partial AC content of $i_{\text {in }}$ depends on the reactance distribution of the input source and input capacitors. As $i_{\mathrm{Cin} 1}$ is identical to $i_{\mathrm{Cin} 2}$, the midpoint voltage of $\mathrm{C}_{\mathrm{in} 1}$ and $\mathrm{C}_{\mathrm{in} 2}$ is constant during this period. $v_{\mathrm{S} 1}$ and $v_{\mathrm{S} 6}$ are clamped by $\mathrm{C}_{\mathrm{in} 1}$, and $v_{\mathrm{S} 4}$ and $v_{\mathrm{S} 7}$ are clamped by $C_{i n 2} . S_{2}, S_{3}, S_{5}$ and $S_{8}$ should be gated after $t_{1}$ to achieve ZVS operation.

In the secondary side, $\mathrm{D}_{\mathrm{o} 3}-\mathrm{D}_{\mathrm{o} 6}$ and $\mathrm{D}_{\mathrm{o} 9}-\mathrm{D}_{\mathrm{o} 12}$ are ON to free-wheel the secondary currents. $v_{\text {rect1 }}=v_{\text {rect2 }}=0$.

Stage 4 [Figure $4 \mathrm{~d}, t_{2}-t_{3}$ ]: At $t_{2}, \mathrm{~S}_{2}, \mathrm{~S}_{3}, \mathrm{~S}_{5}$ and $\mathrm{S}_{8}$ are switched ON with ZVS . In the primary side, $i_{1 \mathrm{~m}}, i_{2 \mathrm{~m}}, i_{1 \mathrm{p}}$ and $i_{2 \mathrm{p}}$ keep increasing in the reverse direction, and the increasing slope are defined as (13) to (16). $i_{\mathrm{in}}=i_{\mathrm{Vin}}+i_{\mathrm{Cin} 1}$ with the value of $i_{\mathrm{Llk} 2} . i_{\mathrm{Cin} 1}$ is partial AC content of $i_{\text {in }}$ depends on the reactance
distribution of the input source and input capacitors. As $i_{C i n 1}$ is identical to $i_{C \operatorname{Cin} 2}$, the midpoint voltage of $\mathrm{C}_{\mathrm{in} 1}$ and $\mathrm{C}_{\mathrm{in} 2}$ is constant during this period. $v_{\mathrm{S} 1}$ and $v_{\mathrm{S} 6}$ are clamped by $\mathrm{C}_{\mathrm{in} 1}$, and $v_{\mathrm{S} 4}$ and $v_{\mathrm{S} 7}$ are clamped by $\mathrm{C}_{\mathrm{in} 2}$.

In the secondary side, $D_{03}-D_{06}$ and $D_{09}-D_{012}$ are conducted to free-wheel the secondary currents. $\mathrm{S}_{\mathrm{s} 1}$ and $\mathrm{S}_{\mathrm{s} 4}$ are ON. As the currents through $\mathrm{S}_{\mathrm{s} 1}$ and $\mathrm{S}_{\mathrm{s} 4}$ are 0 , thus, $\mathrm{S}_{\mathrm{s} 1}$ and $\mathrm{S}_{\mathrm{s} 4}$ can achieve $Z C S$ turned on after this period. $v_{\text {rect1 }}$ and $v_{\text {rect2 }}$ are zero.

Stage 5 [Figure 4e) $t_{3}-t_{4}$ ]: At $t_{3}$, the absolute value of $i_{1 p}$ and $i_{2 p}$ is $\mathrm{I}_{\mathrm{o}} / k_{\mathrm{T}}$. In the primary side, $\mathrm{S}_{2}, \mathrm{~S}_{3}$, $\mathrm{S}_{5}$ and $\mathrm{S}_{8}$ are $\mathrm{ON} ; v_{\mathrm{CD}}=-\mathrm{V}_{\mathrm{in}} / 2$, and $v_{\mathrm{AB}}=\mathrm{V}_{\mathrm{in}} / 2 ; i_{1 \mathrm{p}}=-\mathrm{I}_{\mathrm{o}} / k_{\mathrm{T}}$, and $i_{2 \mathrm{p}}=\mathrm{I}_{\mathrm{o}} / k_{\mathrm{T}} . i_{1 \mathrm{~m}}$ and $i_{2 \mathrm{~m}}$ are

$$
\begin{align*}
& i_{1 \mathrm{~m}}(t)=i_{1 \mathrm{~m}}\left(t_{3}\right)-\frac{\mathrm{V}_{\mathrm{in}}}{2 \mathrm{~L}_{\mathrm{m}}}\left(t-t_{3}\right)  \tag{11}\\
& i_{2 \mathrm{~m}}(t)=i_{2 \mathrm{~m}}\left(t_{3}\right)+\frac{\mathrm{V}_{\mathrm{in}}}{2 L_{\mathrm{m}}}\left(t-t_{3}\right) \tag{12}
\end{align*}
$$

$i_{\mathrm{Llk} 1}$ and $i_{\mathrm{Llk} 2}$ are

$$
\begin{align*}
& i_{\mathrm{Llk} 1}(t)=-\frac{\mathrm{I}_{\mathrm{o}}}{k_{\mathrm{T}}}+i_{1 \mathrm{~m}}\left(t_{3}\right)-\frac{\mathrm{V}_{\mathrm{in}}}{2 \mathrm{~L}_{\mathrm{m}}}\left(t-t_{3}\right)  \tag{13}\\
& i_{\mathrm{Llk} 2}(t)=\frac{\mathrm{I}_{\mathrm{o}}}{k_{\mathrm{T}}}+i_{2 \mathrm{~m}}\left(t_{3}\right)+\frac{\mathrm{V}_{\mathrm{in}}}{2 \mathrm{~L}_{\mathrm{m}}}\left(t-t_{3}\right) \tag{14}
\end{align*}
$$

$i_{\text {in }}=i_{\text {Vin }}+i_{\mathrm{Cin} 1}$ with the value of $i_{\mathrm{Llk} 2} \cdot i_{\mathrm{Cin} 1}$ is partial AC content of $i_{\text {in }}$ depends on the reactance distribution of the input source and input capacitors. As $i_{\mathrm{Cin} 1}$ is identical to $i_{\mathrm{Cin} 2}$, the midpoint voltage of $\mathrm{C}_{\mathrm{in} 1}$ and $\mathrm{C}_{\mathrm{in} 2}$ is constant during this period. $v_{\mathrm{S} 1}$ and $v_{\mathrm{S} 6}$ are clamped by $\mathrm{C}_{\mathrm{in} 1}$, and $v_{\mathrm{S} 4}$ and $v_{\mathrm{S} 7}$ are clamped by $\mathrm{C}_{\mathrm{in} 2}$.

In the secondary side, $\mathrm{D}_{\mathrm{o} 4}, \mathrm{D}_{\mathrm{o} 5}, \mathrm{D}_{\mathrm{o} 9}$ and $\mathrm{D}_{\mathrm{o} 12}$ are conducted; $v_{\text {rect1 }}=v_{\text {rect2 }}=\mathrm{V}_{\mathrm{in}} /\left(2 k_{\mathrm{T}}\right)$.
Stage 6 [Figure $4 \mathrm{f}, t_{4}-t_{5}$ ]: At $t_{4}, \mathrm{~S}_{\mathrm{s} 1}$ and $\mathrm{S}_{\mathrm{s} 4}$ are OFF with zero-current switching (ZCS). After $t_{5}$, the circuit will be operated into the secondary switching period, and detail analyses are not provided here for the sake of simplicity.

The ideal output-input voltage ratio in this mode is

$$
\begin{equation*}
\frac{\mathrm{V}_{\mathrm{o}}}{\mathrm{~V}_{\mathrm{in}}}=\frac{(1+\mathrm{D})}{2 k_{\mathrm{T}}} \tag{15}
\end{equation*}
$$

### 3.2. Primary Side Modulation

When the phase angle between $\mathrm{S}_{\mathrm{s} 1}$ and $\mathrm{S}_{1}$ is $180^{\circ}$, the secondary side modulation mode cannot further change the output voltage. To regulate output voltage down to zero, the converter must be controlled into the primary side modulation mode. In this mode, the secondary switches $\mathrm{S}_{\mathrm{s} 1}-\mathrm{S}_{\mathrm{s} 4}$ are OFF; the primary switches are divided into two groups, which are $S_{1}$ to $S_{4}$ and $S_{5}$ to $S_{8}$. As shown in Figure 3b, the primary switches in each group are switched in the PS switching scheme, and $S_{1}$ and $S_{6}$ are switched with the same phase angle. $D_{1}$ and $D_{2}$ are duty ratios of $S_{1}-S_{4}$ and $S_{5}-S_{8}$, and with symmetrical switching pattern, $D_{1}=D_{2}$. The output voltage is varied with the value of $D_{1}$ and $D_{2}$, when $D_{1}=D_{2}=0$, the output voltage is zero. The key waveforms of this mode are depicted in Figure 3b, and the operation stages in the first half switching cycle are illustrated in Figure 6.

Stage 1 [Figure 5a]: before $t_{1}$, the circuit is operated in steady condition. Input source powers the load. In the primary side, $\mathrm{S}_{1}, \mathrm{~S}_{4}, \mathrm{~S}_{6}$ and $\mathrm{S}_{7}$ are $\mathrm{ON} ; v_{\mathrm{CD}}=\mathrm{V}_{\mathrm{in}} / 2$, and $v_{\mathrm{AB}}=-\mathrm{V}_{\mathrm{in}} / 2 ; i_{1 \mathrm{p}}=-\mathrm{I}_{\mathrm{o}} / k_{\mathrm{T}}$, and $i_{2 \mathrm{p}}=\mathrm{I}_{\mathrm{o}} / k_{\mathrm{T}}$.
$i_{\mathrm{Llk} 1}$ and $i_{\mathrm{Llk} 2}$ are

$$
\begin{align*}
i_{\mathrm{Llk} 1}(t) & =-\frac{\mathrm{I}_{\mathrm{O}}}{k_{\mathrm{T}}}-\mathrm{I}_{m}+\frac{\mathrm{V}_{\mathrm{in}}}{2 \mathrm{~L}_{\mathrm{m}}}\left(t-t_{0}\right)  \tag{16}\\
i_{\mathrm{Llk} 2}(t) & =\frac{\mathrm{I}_{\mathrm{o}}}{k_{\mathrm{T}}}+\mathrm{I}_{m}-\frac{\mathrm{V}_{\mathrm{in}}}{2 \mathrm{~L}_{\mathrm{m}}}\left(t-t_{0}\right) \tag{17}
\end{align*}
$$

$i_{\text {in }}=i_{\mathrm{Vin}}+i_{\mathrm{Cin} 1}$ with the value of $i_{\mathrm{Llk} 1} . i_{\mathrm{Cin} 1}$ is formed by partial AC content of $i_{\mathrm{in}}$ depends on the reactance distribution of the input source and input capacitors. As $i_{\mathrm{Cin} 1}$ is identical to $i_{\mathrm{Cin} 2}$, the midpoint voltage of $\mathrm{C}_{\mathrm{in} 1}$ and $\mathrm{C}_{\mathrm{in} 2}$ is constant during this period. $v_{\mathrm{S} 2}$ and $v_{\mathrm{S} 5}$ are clamped by $\mathrm{C}_{\mathrm{in} 1}$, and $v_{\mathrm{S} 3}$ and $v_{S 8}$ are clamped by $\mathrm{C}_{\mathrm{in} 2}$.

In the secondary side, $\mathrm{S}_{\mathrm{s} 1}-\mathrm{S}_{\mathrm{s} 4}$ are $\mathrm{OFF} ; \mathrm{D}_{\mathrm{o} 3}, \mathrm{D}_{\mathrm{o} 6}, \mathrm{D}_{\mathrm{o} 10}$ and $\mathrm{D}_{\mathrm{o} 11}$ are conducted; $v_{\text {rect } 1}=v_{\text {rect } 2}=$ $\mathrm{V}_{\mathrm{in}} /\left(2 k_{\mathrm{T}}\right)$.


Figure 5. Operation stages of the primary side modulation mode: (a) stage 1 ; (b) stage 2 ; (c) stage 3 ; (d) stage 4 ; (e) stage 5 ; (f) stage 6 .

Stage 2 [Figure $5 \mathrm{~b}, t_{1}-t_{2}$ ]: At $t_{1}, \mathrm{~S}_{1}$ and $\mathrm{S}_{7}$ are switched OFF. In the primary side, $\mathrm{S}_{1}$ and $\mathrm{S}_{7}$ can obtain zero-voltage turned OFF due to existence of $C_{1}$ and $C_{7} . i_{1 \mathrm{~m}}$ and $i_{2 \mathrm{~m}}$ reach their maximum absolute value $\mathrm{I}_{\mathrm{m}}$. Therefore, the absolute values of $i_{\mathrm{Llk} 1}$ and $i_{\mathrm{Llk} 2}$ are

$$
\begin{equation*}
\left|i_{\mathrm{Llk} 1}(t)\right|=\left|i_{\mathrm{Llk} 2}(t)\right|=I_{m}+\frac{I_{\mathrm{o}}}{k_{\mathrm{T}}} \tag{18}
\end{equation*}
$$

$i_{\mathrm{Llk} 1}$ charges $\mathrm{C}_{1}$, discharges $\mathrm{C}_{2}$; while $i_{\mathrm{Llk} 2}$ charges $\mathrm{C}_{7}$, discharges $\mathrm{C}_{8} . v_{\mathrm{S} 1}$ and $v_{\mathrm{S} 7}$ are

$$
\begin{equation*}
v_{S i}(t)=\frac{I_{m} k_{\mathrm{T}}+I_{\mathrm{o}}}{2 k_{\mathrm{T}} C_{\mathrm{o}}} t, \quad i=1,7 \tag{19}
\end{equation*}
$$

$v_{\mathrm{S} 2}$ and $v_{\mathrm{S} 8}$ are

$$
\begin{equation*}
v_{\mathrm{S} k}(t)=\frac{V_{\mathrm{in}}}{2}-\frac{I_{m} k_{\mathrm{T}}+I_{\mathrm{o}}}{2 k_{\mathrm{T}} C_{\mathrm{o}}} t, \quad k=2,8 \tag{20}
\end{equation*}
$$

According to (19) and (20), $v_{\mathrm{S} 1}, v_{\mathrm{S} 2}, v_{\mathrm{S} 7}$ and $v_{\mathrm{S} 8}$ is lower than $\mathrm{V}_{\mathrm{in}} / 2$ before the end of this stage. This stage ends until $v_{\mathrm{S} 1}$ and $v_{\mathrm{S} 7}$ is $\mathrm{V}_{\mathrm{in}} / 2$, and the time is

$$
\begin{equation*}
\mathrm{T}_{21}=\frac{\mathrm{V}_{\mathrm{in}} \mathrm{C}_{\mathrm{o}} k_{\mathrm{T}}}{\left(\mathrm{I}_{m} k_{\mathrm{T}}+\mathrm{I}_{\mathrm{o}}\right)} \tag{21}
\end{equation*}
$$

$i_{\mathrm{Cin} 1}$ is identical to $i_{\mathrm{Cin} 2}$, which is $i_{\mathrm{Llk} 1}-i_{\mathrm{Llk} 2}$, and with symmetrical switching sequence $i_{\mathrm{Cin} 1}$ is zero. Therefore, the midpoint voltage of $\mathrm{C}_{\mathrm{in} 1}$ and $\mathrm{C}_{\mathrm{in} 2}$ is constant during this period.

In the secondary side, $\mathrm{D}_{\mathrm{o} 3}, \mathrm{D}_{\mathrm{o} 6}, \mathrm{D}_{\mathrm{o} 10}$ and $\mathrm{D}_{\mathrm{o} 11}$ are conducted; $v_{\text {rect } 1}=v_{\text {rect } 2}=v_{\mathrm{CD}}(t) / k_{\mathrm{T}}=\left|v_{\mathrm{AB}}(t)\right| / k_{\mathrm{T}}$.
Stage 3 [Figure $5 \mathrm{c}, t_{2}-t_{4}$ ]: At $t_{2}, \mathrm{D}_{2}$ and $\mathrm{D}_{8}$ are on. In the primary side, $v_{\mathrm{CD}}=v_{\mathrm{AB}}=0 ; i_{1 \mathrm{~m}}$ and $i_{2 \mathrm{~m}}$ keep constant value $\mathrm{I}_{\mathrm{m}} ; i_{1 \mathrm{p}}$ and $i_{2 \mathrm{p}}$ are with the same absolute value $\left|\mathrm{I}_{\mathrm{o}} / k_{\mathrm{T}}\right|$, During this period, $i_{\mathrm{Llk} 1}$ and $i_{\mathrm{Llk} 2}$ are

$$
\begin{gather*}
i_{\mathrm{Llk} 1}(t)=\frac{\mathrm{I}_{\mathrm{O}}}{k_{\mathrm{T}}}+\mathrm{I}_{m}  \tag{22}\\
i_{\mathrm{Llk} 2}(t)=-\left(\frac{\mathrm{I}_{\mathrm{o}}}{k_{\mathrm{T}}}+\mathrm{I}_{m}\right) \tag{23}
\end{gather*}
$$

$i_{\mathrm{Cin} 1}$ is identical to $i_{\mathrm{Cin} 2}$ with the value of $i_{\mathrm{Llk} 1}-i_{\mathrm{Llk} 2}$, thus, with symmetrical switching cycle, $i_{\mathrm{Cin} 1}$ and $i_{\text {Cin2 }}$ are zero, which means stable midpoint voltage of input capacitors can be achieved. Therefore, the midpoint voltage of $\mathrm{C}_{\mathrm{in} 1}$ and $\mathrm{C}_{\mathrm{in} 2}$ is constant during this period. $v_{\mathrm{S} 1}$ and $v_{\mathrm{S} 5}$ are clamped by $\mathrm{C}_{\mathrm{in} 1}$, and $v_{\mathrm{S} 3}$ and $v_{\mathrm{S} 7}$ are clamped by $\mathrm{C}_{\mathrm{in} 2} . \mathrm{S}_{2}$ and $\mathrm{S}_{8}$ should be gated after $t_{2}$ to achieve ZVS operation, and according to Figure $3 \mathrm{~b}, \mathrm{~S}_{2}$ and $\mathrm{S}_{8}$ are switched at $t_{3}$.

In the secondary side, $\mathrm{D}_{\mathrm{o} 3}-\mathrm{D}_{\mathrm{o} 6}$ and $\mathrm{D}_{\mathrm{o} 9}-\mathrm{D}_{\mathrm{o} 12}$ are ON to free-wheel the secondary currents. $v_{\text {rect1 }}=v_{\text {rect2 }}=0$.

Stage 4 [Figure $5 \mathrm{~d}, t_{4}-t_{5}$ ]: At $t_{4}, \mathrm{~S}_{4}$ and $\mathrm{S}_{6}$ are switched OFF. In the primary side, $\mathrm{S}_{4}$ and $\mathrm{S}_{6}$ can obtain zero-voltage turned OFF due to $\mathrm{C}_{4}$ and $\mathrm{C}_{6}$. The primary currents keep constant during this stage. $i_{\text {Llk } 1}$ charges $C_{4}$, discharges $C_{3}$; while $i_{\text {Llk } 2}$ charges $C_{6}$, discharges $C_{5} . v_{S 4}$ and $v_{S 5}$ are

$$
\begin{equation*}
v_{\mathrm{S} i}(t)=\frac{\mathrm{I}_{m} k_{\mathrm{T}}+\mathrm{I}_{\mathrm{o}}}{2 k_{\mathrm{T}} \mathrm{C}_{\mathrm{o}}} t, \quad i=4,5 \tag{24}
\end{equation*}
$$

$v_{\mathrm{S} 3}$ and $v_{\mathrm{S} 6}$ are

$$
\begin{equation*}
v_{\mathrm{S} k}(t)=\frac{\mathrm{V}_{\mathrm{in}}}{2}-\frac{\mathrm{I}_{m} k_{\mathrm{T}}+\mathrm{I}_{\mathrm{o}}}{2 k_{\mathrm{T}} \mathrm{C}_{\mathrm{o}}} t, \quad k=3,6 \tag{25}
\end{equation*}
$$

This stage ends until $v_{\mathrm{S} 4}$ and $v_{\mathrm{S} 6}$ are $\mathrm{V}_{\mathrm{in}} / 2$, and the time is

$$
\begin{equation*}
\mathrm{T}_{54}=\frac{\mathrm{V}_{\mathrm{in}} \mathrm{C}_{\mathrm{o}} k_{\mathrm{T}}}{2\left(\mathrm{I}_{m} k_{\mathrm{T}}+\mathrm{I}_{\mathrm{o}}\right)} \tag{26}
\end{equation*}
$$

$i_{\mathrm{Cin} 1}$ is identical to $i_{\mathrm{Cin} 2}$ with the value of $i_{\mathrm{Llk} 1}-i_{\mathrm{Llk} 2}$, thus, with symmetrical switching cycle, the currents flowing through $\mathrm{C}_{\mathrm{in} 1}$ and $\mathrm{C}_{\mathrm{in} 2}$ are zero, which means stable midpoint voltage of input capacitors can be achieved. Therefore, the midpoint voltage of $C_{i n 1}$ and $C_{i n 2}$ is constant during this period.

In the secondary side, $\mathrm{D}_{\mathrm{o} 3}-\mathrm{D}_{\mathrm{o} 6}$ and $\mathrm{D}_{\mathrm{o} 9}-\mathrm{D}_{\mathrm{o} 12}$ are ON to free-wheel the secondary currents. $v_{\text {rect1 }}=v_{\text {rect } 2}=0$.

Stage 5 [Figure $5 \mathrm{e}, t_{5}-t_{6}$ ]: At $t_{5}, \mathrm{D}_{3}$ and $\mathrm{D}_{5}$ are ON . In the primary side, $v_{\mathrm{CD}}=-\mathrm{V}_{\mathrm{in}} / 2$, and $v_{\mathrm{AB}}=\mathrm{V}_{\mathrm{in}} / 2$; negative voltage is applied on magnetic inductors, and $i_{1 \mathrm{~m}}$ and $i_{2 \mathrm{~m}}$ are

$$
\begin{align*}
i_{1 \mathrm{~m}}(t) & =\mathrm{I}_{m}-\frac{\mathrm{V}_{\mathrm{in}}}{2 \mathrm{~L}_{\mathrm{m}}}\left(t-t_{5}\right)  \tag{27}\\
i_{2 \mathrm{~m}}(t) & =-\mathrm{I}_{m}+\frac{\mathrm{V}_{\mathrm{in}}}{2 \mathrm{~L}_{\mathrm{m}}}\left(t-t_{5}\right) \tag{28}
\end{align*}
$$

$i_{\mathrm{Llk} 1}$ and $i_{\mathrm{Llk} 2}$ are

$$
\begin{gather*}
i_{\mathrm{Llk} 1}(t)=\left(\frac{\mathrm{I}_{\mathrm{o}}}{k_{\mathrm{T}}}+\mathrm{I}_{m}\right)-\frac{\mathrm{V}_{\mathrm{in}}}{2} \frac{\mathrm{~L}_{\mathrm{m}}+\mathrm{L}_{\mathrm{lk}}}{\mathrm{~L}_{\mathrm{m}} \mathrm{~L}_{\mathrm{lk}}}\left(t-t_{5}\right)  \tag{29}\\
i_{\mathrm{Llk} 2}(t)=-\left(\frac{\mathrm{I}_{\mathrm{o}}}{k_{\mathrm{T}}}+\mathrm{I}_{m}\right)+\frac{\mathrm{V}_{\mathrm{in}}}{2} \frac{\mathrm{~L}_{\mathrm{m}}+\mathrm{L}_{\mathrm{lk}}}{L_{\mathrm{m}} L_{\mathrm{lk}}}\left(t-t_{5}\right) \tag{30}
\end{gather*}
$$

$i_{\text {in }}=i_{\mathrm{Vin}}+i_{\mathrm{Cin} 1}$ with the value of $i_{\mathrm{Llk} 2}$. $i_{\mathrm{Cin} 1}$ is partial AC content of $i_{\text {in }}$ depends on the reactance distribution of the input source and input capacitors. As $i_{\mathrm{Cin} 1}$ is identical to $i_{\mathrm{Cin} 2}$, the midpoint voltage of $\mathrm{C}_{\mathrm{in} 1}$ and $\mathrm{C}_{\mathrm{in} 2}$ is constant during this period. $v_{\mathrm{S} 1}$ and $v_{\mathrm{S} 6}$ is clamped by $\mathrm{C}_{\mathrm{in} 1}$, and $v_{\mathrm{S} 4}$ and $v_{\mathrm{S} 7}$ is clamped by $\mathrm{C}_{\mathrm{in} 2} . \mathrm{S}_{3}$ and $\mathrm{S}_{5}$ should be gated after $t_{5}$ to achieve ZVS operation, and according to Figure $3 \mathrm{~b}, \mathrm{~S}_{3}$ and $\mathrm{S}_{5}$ are switched at $t_{6}$.

In the secondary side, $D_{03}-D_{06}$ and $D_{09}-D_{012}$ are $O N$ to free-wheel the secondary currents. $v_{\text {rect } 1}=v_{\text {rect2 }}=0$.

Stage 6 [Figure $5 \mathrm{f}, t_{6}-t_{7}$ ]: At $t_{7}, i_{1 \mathrm{p}}$ equals $-\mathrm{I}_{\mathrm{o}} / k_{\mathrm{T}}$, and $i_{2 p}$ equals $\mathrm{I}_{\mathrm{o}} / k_{\mathrm{T}}$; the free-wheeling mode is over. Input source powers the load. In the primary side, $\mathrm{S}_{2}, \mathrm{~S}_{3}, \mathrm{~S}_{5}$ and $\mathrm{S}_{8}$ are $\mathrm{ON} ; v_{\mathrm{CD}}=-\mathrm{V}_{\text {in }} / 2$, and $v_{\mathrm{AB}}=\mathrm{V}_{\mathrm{in}} / 2 . i_{\mathrm{in}}=i_{\mathrm{Vin}}+i_{\mathrm{Cin} 1}$ with the value of $i_{\mathrm{Llk} 1} . i_{\mathrm{Cin} 1}$ is partial AC content of $i_{\text {in }}$ depends on the reactance distribution of the input source and input capacitors. As $i_{\mathrm{Cin} 1}$ is identical to $i_{\mathrm{Cin} 2}$, the midpoint voltage of $\mathrm{C}_{\mathrm{in} 1}$ and $\mathrm{C}_{\mathrm{in} 2}$ is constant during this period. $v_{\mathrm{S} 1}$ and $v_{\mathrm{S} 3}$ are clamped by $\mathrm{C}_{\mathrm{in} 1}$, and $v_{\mathrm{S} 4}$ and $v_{\mathrm{S} 7}$ are clamped by $\mathrm{C}_{\mathrm{in} 2}$.

In the secondary side, $\mathrm{S}_{\mathrm{s} 1}-\mathrm{S}_{\mathrm{s} 4}$ are $\mathrm{OFF} ; \mathrm{D}_{\mathrm{o} 4}, \mathrm{D}_{\mathrm{o} 5}, \mathrm{D}_{\mathrm{o} 9}$ and $\mathrm{D}_{\mathrm{o} 12}$ are conducted; $v_{\text {rect } 1}=v_{\text {rect } 2}=$ $\mathrm{V}_{\mathrm{in}} /\left(2 k_{\mathrm{T}}\right)$.

The ideal output-input voltage ratio in this mode is

$$
\begin{equation*}
\frac{\mathrm{V}_{\mathrm{o}}}{\mathrm{~V}_{\mathrm{in}}}=\frac{\mathrm{D}}{2 k_{\mathrm{T}}} \tag{31}
\end{equation*}
$$

## 4. Module Failure Operation

The most important feature of the proposed converter is the redundancy ability for the primary and secondary sides. In this part, the operation principle of module failure operation is briefly described to illustrate the redundancy ability. To simplified the description, $\mathrm{S}_{6}$ is set to be broken, which causes a primary module failure. It should be pointed out that the proposed converter can also be operated with a secondary module failure. During the module failure operation, the proposed converter can also be operated in the secondary and primary side modulation switching schemes according to the output voltage, and key waveforms are given in Figure 6. The switching scheme of the secondary side modulation is illustrated in Table 3.

Table 3. Switching scheme in the first half switching period (secondary side modulation mode).

| Item | $\mathbf{s}_{\mathbf{1}}$ | $\mathbf{s}_{\mathbf{2}}$ | $\mathbf{S}_{\mathbf{3}}$ | $\mathbf{s}_{\mathbf{4}}$ | $\mathbf{S}_{\mathbf{s} \mathbf{1}}$ | $\mathbf{S}_{\mathbf{s} \mathbf{2}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Stage 1 | ON | OFF | OFF | ON | ON | OFF |
| Stage 2 | OFF | OFF | OFF | OFF | ON | OFF |
| Stage 3 | OFF | OFF | OFF | OFF | ON | OFF |
| Stage 4 | OFF | ON | ON | OFF | ON | OFF |
| Stage 5 | OFF | ON | ON | OFF | OFF | OFF |
| Stage 6 | OFF | ON | ON | OFF | OFF | OFF |

### 4.1. Secondary Side Modulation

Figures 6a and 7 show the key waveforms and operation stages of the secondary side modulation. As shown in Figure $6 \mathrm{a}, \mathrm{S}_{6}$ is broken due to some unknown reasons. In the primary side, $\mathrm{S}_{5}-\mathrm{S}_{8}$ are stop, and $S_{1}-S_{4}$ are switched in the mode which is identical to the secondary operation mode of normal operation. According to Figure 7, the input capacitor currents remain zero during stages 3 to 6 , the mid-point voltage of the input capacitors are balanced during these stages. In addition, during
stages 1 and 2 , the input capacitor currents are identical to partial AC content of $i_{\text {in }}$, thus, the mid-point voltage of the input capacitors are also balance during stages 1 and 2 . Therefore, a stable mid-point voltage can be obtained during the first switching cycle, and in the secondary half switching cycle, the same conclusion can also be achieved. The primary waveforms of $v_{\mathrm{CD}}, i_{\mathrm{Llk} 1}, i_{1 \mathrm{~m}}$ and $i_{1 \mathrm{p}}$ are quite similar to that of the normal operation, which is not analyzed here for the sake of simplicity. The OFF voltage of the primary switches is clamped by $\mathrm{C}_{\mathrm{in} 1}$ and $\mathrm{C}_{\mathrm{in} 2}$, which is not higher than $\mathrm{V}_{\mathrm{in}} / 2$.


Figure 6. Key waveforms: (a) secondary modulation; (b) primary modulation.


Figure 7. Stages of the secondary side modulation in failure mode: (a) stage 1 ; (b) stage 2 ; (c) stage 3 ; (d) stage 4 ; (e) stage 5 ; (f) stage 6.

In the secondary side, the down cell is stop, and the up cell operates in the same pattern with that of the normal operation, and detail analysis is not provided here for the sake of simplicity.

### 4.2. Primary Side Modulation

During the primary side operation, the proposed converter can be treated as a conventional TLDC in [8]. Figure 6b illustrates key waveforms. The output can be regulated down to zero by switching scheme in Figure 6b. The operation principle about this procedure is not provided here for the sake of simplicity and detail information can reference [8].

### 4.3. Output Range of the Module Failure Operation

The output voltage of the module failure mode is quite similar to that of the normal operation. When $\mathrm{V}_{\mathrm{in}} / k_{\mathrm{T}} \geq \mathrm{V}_{\mathrm{o}}>\mathrm{V}_{\mathrm{in}} / 2 k_{\mathrm{T}}$, the proposed converter is operated in the secondary side modulation, the output voltage is varied from $\mathrm{V}_{\mathrm{in}} / k_{\mathrm{T}}$ to $\mathrm{V}_{\mathrm{in}} / 2 k_{\mathrm{T}}$ with the duty ratio D ; When $\mathrm{V}_{\mathrm{in}} / 2 k_{\mathrm{T}} \geq \mathrm{V}_{\mathrm{o}}>0$, the proposed converter is operated in the primary side modulation, the output voltage is varied $\mathrm{V}_{\mathrm{in}} / 2 k_{\mathrm{T}}$ to 0 with the duty ratio D .

## 5. Technical Analysis

### 5.1. ZVS of the Primary Switches

The soft switching characteristics of the normal and module failure operation are quite similar, thus, only the soft switching characteristics of the normal operation are analyzed in the following parts.

### 5.1.1. Secondary Side Modulation

When the converter is operated in the secondary side modulation mode, the primary switches can obtain ZVS down to zero load current with proper designing of $i_{i \mathrm{~m}}, I=1$ and 2 . And the $L_{\mathrm{m}}$ should observe following equation [19]

$$
\begin{equation*}
\mathrm{L}_{\mathrm{m}} \leq \frac{\sqrt{3} \mathrm{~T}_{\mathrm{s}}}{8} \sqrt{\frac{\mathrm{~L}_{\mathrm{lk}}}{\mathrm{C}_{\mathrm{o}}}} \tag{32}
\end{equation*}
$$

Figure 8 shows the required magnetizing inductance versus $\mathrm{C}_{\mathrm{o}}, \mathrm{L}_{\mathrm{lk}}$ and $\mathrm{T}_{\mathrm{s}}$. It should be pointed out that $I_{m}$ is irrelevant to the load current and increased with input voltage, hence, there is still enough energy stored in the leakage inductance to ensure ZVS for all primary switches under no loads or high input condition. Consequently, the proposed converter will have higher efficiency compared to its competitors under light loads and high input applications.


Figure 8. Required $L_{m}$ to obtain ZVS versus $\mathrm{C}_{\mathrm{o}}$, $\mathrm{L}_{\mathrm{lk}}$ and $\mathrm{T}_{\mathrm{s}}$ : (a) $\mathrm{T}_{\mathrm{s}}=50 \mu \mathrm{~s}$; (b) $\mathrm{L}_{\mathrm{lk}}=10 \mu \mathrm{H}$; (c) $\mathrm{C}_{\mathrm{o}}=0.001 \mu \mathrm{~F}$.

### 5.1.2. Primary Side Modulation

During the primary side modulation, the primary switches are switched in the PS mode, $\mathrm{S}_{1}, \mathrm{~S}_{4}, \mathrm{~S}_{6}$ and $S_{7}$ are controlled as the leading leg switches; while $S_{2}, S_{3}, S_{5}$ and $S_{8}$ are switched as the lagging leg
switches. Just as traditional PS FB converter, the leading leg switches can be switched with ZVS easily, and the ZVS criteria is

$$
\begin{equation*}
\frac{1}{2} \mathrm{~L}_{i \mathrm{p}}^{\prime} \mathrm{I}_{\mathrm{Llk} i}{ }^{2} \geq \frac{\mathrm{C}_{\mathrm{o}} \mathrm{~V}_{\mathrm{in}}{ }^{2}}{4}, \quad i=1,2 \tag{33}
\end{equation*}
$$

where $\mathrm{L}_{i \mathrm{p}}{ }^{\prime}$ is the sum of $\mathrm{L}_{\mathrm{lk} i}$ and $k_{\mathrm{T}}{ }^{2} \mathrm{~L}_{\mathrm{o} i}$, with the help of the output inductance and magnetic inductance, these switches can be achieved ZVS down to no-load easily.
$\mathrm{S}_{2}, \mathrm{~S}_{3}, \mathrm{~S}_{5}$ and $\mathrm{S}_{8}$ are lagging leg switches, and with proper designing of $\mathrm{L}_{i \mathrm{~m}}, i=1$ and 2, these switches can also be achieved ZVS down to no-load.

### 5.1.3. ZVS Load Range

The minimum ZVS load currents for the two operation modes are concluded in Table 4.
Table 4. Zero-voltage switching (ZVS) load range of the secondary and primary side modulation ( $\mathrm{I}_{\mathrm{m}}=60 \% \mathrm{I}_{\mathrm{p} \text {, rate }}$ ).

| Mode | Switches | Minimum ZVS <br> Load Current | Added Conduction Loss <br> (Ratio of Primary Side Rate <br> Conduction Loss) [19] |
| :---: | :---: | :---: | :---: |
| Secondary side modulation | $\mathrm{S}_{1}$ to $\mathrm{S}_{8}$ | 0 | $12 \%$ |
| Primary side modulation | $\mathrm{S}_{1}, \mathrm{~S}_{4}, \mathrm{~S}_{6}$ and $\mathrm{S}_{7}$ | 0 | $112.8 \%$ |
|  | $\mathrm{~S}_{2}, \mathrm{~S}_{3}, \mathrm{~S}_{5}$ and $\mathrm{S}_{8}$ | 0 |  |

As illustrated in Table 4, with the help of the magnetizing currents, all the primary switches can obtain ZVS down to 0 load currents, furthermore the added conduction loss in the secondary side modulation are quite smaller than that of the primary side modulation. Therefore, it is recommended that the proposed converter should be designed to operate into the secondary side modulation mode during most operation situations, and only to operate into the primary side modulation mode in some abnormal situation, such as overload, to regulated output down to zero.

### 5.2. ZCS of the Secondary Switches

During the secondary side modulation, all secondary switches can obtain ZCS independent of the load condition [19]. $\mathrm{S}_{\mathrm{s} 1}$ is selected as an example. As shown in Figure 3a, $\mathrm{S}_{\mathrm{s} 1}$ is on at this stage. But, the current flowing through $\mathrm{S}_{\mathrm{s} 1}$ is zero due to the reverse voltage applied to $\mathrm{D}_{\mathrm{o} 1}$. As shown in Figure $3 \mathrm{~b}, \mathrm{~S}_{\text {se1 }}$ is switched off at zero current. Therefore, the switching loss of the secondary switches can be minimized.

### 5.3. Output Inductance

The reduction of the output inductance with TL secondary rectified voltage waveform has been discussed in [19]. According to these references, the required output inductance of the converters with TL secondary rectified voltage waveform is about one-third of that of conventional two-level converters. Therefore, the volume of the output filter in the proposed converter can be significantly reduced.

### 5.4. Voltage Balance Principle of the Input Capacitors

The initial voltage across the input capacitors is $\mathrm{V}_{\mathrm{in}} / 2$ due to the configuration of the proposed converter. During the operation, the voltage across the input capacitors can be maintained if this capacitor can observe charge balance principle over each switching cycle. Tables 5 and 6 show the currents of the input capacitors, as proved in Tables 5 and 6, with symmetrical switching scheme, the input capacitors voltage can be stable properly. Detail descriptions have been provided in Section 3.

Table 5. Currents of the input capacitors during the secondary side modulation.

| Item | Normal Operation | Module Failure Operation |
| :---: | :---: | :---: |
|  | $i_{\text {cin1 }} \quad i_{\text {cin2 }}$ | $i_{\text {cin } 1} \quad i_{\text {cin2 }}$ |
| Stage 1 | Partial of $\widetilde{i_{\text {in }}}$ | Partial of $\widetilde{i_{\text {in }}}$ |
| Stage 2 | $i_{\text {Llk1 }}-i_{\text {Llk2 }}=0$ | Partial of $\widetilde{i_{\text {in }}}$ |
| Stage 3 | Partial of $\widetilde{i_{\text {in }}}$ | 0 |
| Stage 4 | Partial of $\widetilde{i}_{\text {in }}$ | 0 |
| Stage 5 | Partial of $\widetilde{i}_{\text {in }}$ | 0 |
| Stage 6 | Partial of $\widetilde{i}_{\text {in }}$ | 0 |
| Stage 7 | Partial of $\widetilde{i}_{\text {in }}$ | Partial of ${\widetilde{i_{i n}}}$ |
| Stage 8 | $i_{\text {Llk1 }}-i_{\text {Llk2 }}=0$ | Partial of $\widetilde{i}_{\text {in }}$ |
| Stage 9 | Partial of $\widetilde{i}_{\text {in }}$ | Partial of $\dot{i}_{\text {in }}$ |
| Stage 10 | Partial of $\widetilde{i}_{\text {in }}$ | Partial of $\widetilde{i}_{\text {in }}$ |
| Stage 11 | Partial of $\widetilde{i}_{\text {in }}$ | Partial of $\widetilde{\dot{\varepsilon}_{\text {in }}}$ |
| Stage 12 | Partial of $\widetilde{i}_{\text {in }}$ | Partial of $\widetilde{i}_{\text {in }}$ |

Table 6. Currents of the input capacitors during the primary side modulation.

| Item | Normal Operation | Module Failure Operation |
| :---: | :---: | :---: |
|  | $i_{\text {cin } 1} \quad i_{\text {cin2 }}$ | $i_{\text {cin } 1} \quad i_{\text {cin2 }}$ |
| Stage 1 | Partial of $\widetilde{i_{\text {in }}}$ | Partial of $\widetilde{i_{\text {in }}}$ |
| Stage 2 | $i_{\text {Llk1 }}-i_{\text {Llk2 }}=0$ | $i_{\text {Llk1 }} \quad-i_{\text {Llk1 }}$ |
| Stage 3 | $i_{\text {Llk1 }}-i_{\text {Llk2 }}=0$ | $i_{\text {Llk1 }} \quad-i_{\text {Llk1 }}$ |
| Stage 4 | $i_{\mathrm{Llk} 1}-i_{\mathrm{Llk} 2}=0$ | $i_{\text {Llk } 1} \quad-i_{\text {Llk } 1}$ |
| Stage 5 | Partial of $\widetilde{i_{\text {in }}}$ | 0 |
| Stage 6 | Partial of $\widetilde{i_{i n}}$ | 0 |
| Stage 7 | Partial of $\widetilde{i}_{\text {in }}$ | 0 |
| Stage 8 | $i_{\text {Llk1 }}-i_{\text {Llk2 }}=0$ | $-i_{\text {Llk1 }} \quad i_{\text {Llk1 }}$ |
| Stage 9 | $i_{\text {Llk } 1}-i_{\text {Llk2 }}=0$ | $-i_{\text {Llk1 }} \quad i_{\text {Llk1 }}$ |
| Stage 10 | $i_{\text {Llk1 }}-i_{\text {Llk2 }}=0$ | $-i_{\text {Llk1 }} \quad \sim^{i_{\text {Llk1 }}}$ |
| Stage 11 | Partial of $\widetilde{i_{\text {in }}}$ | Partial of $\widetilde{\mathcal{i}_{\text {in }}}$ |
| Stage 12 | Partial of $\widetilde{i}_{\text {in }}$ | Partial of $\widetilde{i}_{\text {in }}$ |

### 5.5. Comparison

The circuit and performance of the proposed converter and the converter in [32] are compared in this part, and the circuit of the converter for comparison is provided in Figure 1, and the detail operation principle about this converter can reference [32]. Tables 7 and 8 illustrate the components and performance comparison.

Table 7. Components comparison.

| Item | Proposed | Figure 1 |
| :---: | :---: | :---: |
| Primary side components |  |  |
| Switches | 8 | 8 |
| Flying capacitors | 0 | 1 |
| Blocking capacitors | 2 | 2 |
| Input capacitors | 2 | 2 |
| Primary coils | 2 | 2 |
| Secondary side components |  |  |
| Rectifier diodes |  | 12 |
| Secondary coils | 4 | 8 |
| Switches | 4 | 2 |

Table 8. Performance comparison.

| Item | Proposed | Figure 1 |
| :---: | :---: | :---: |
| Voltage stress of the primary switches | $\mathrm{V}_{\text {in }} / 2$ | $\mathrm{~V}_{\text {in }} / 2$ |
| Primary side redundancy ability | Yes | No |
| Secondary side redundancy ability | Yes | No |
| TL secondary rectified voltage waveform | Yes | No |
| Soft switching characteristics of the primary switches | Good | Normal |
| System dynamic response | Fast | Normal |

### 5.5.1. Redundancy Ability

Compared to the converter in Figure 1, the redundancy ability is an obvious advantage of the proposed converter, which ensures higher system reliability. As shown in Figure 1, the primary side is built of two series connected modules, and the converter must be shut down when one primary switch is broken due to the remained switches would suffer higher voltage stress. However, as shown in Figures 6 and 7, the proposed converter can still be operated safely when one primary switch is broken.

### 5.5.2. Components Comparison

The primary side components number of the proposed converter is similar to that of the converter in Figure 1, and as proved in pervious sections, OFF voltage across each primary switch is directly clamped by the input capacitors, thus no added clamping device is required. The secondary structure of the proposed converter is a little complex than that of the converter in Figure 1 to achieve TL secondary rectified waveforms, which would result reduced volume of input and output filter. In addition, according to Table 8, the system dynamic response of the proposed converter is higher than that of the converter in Figure 1. As shown in Table 8, the voltage stress on the primary switches of the proposed converter and the converter in Figure 1 are identical with the value of $V_{i n} / 2$, thus, these two converters are well suitable for high input voltage dc-dc power conversion.

### 5.5.3. Soft Switching Characteristics

With proper designing, the ZVS load range of the primary switches in the proposed converter is down to zero, which is better for wide load range applications. Furthermore, the turn-off switching loss can be reduced by increasing output capacitance of the primary switches. However, as depicted in [32], the lagging switches in Figure 1 cannot achieve wide ZVS load range due to only the energy stored in the leakage inductance can be used [32]. And the turn-off switching loss cannot be optimized due to limited ZVS load range of the lagging switches. As illustrated in Table 8, the proposed converter features have better soft switching characteristics, which means higher power conversion efficiency especially under light load and high input voltage operation.

### 5.5.4. Power Loss

The power loss distributions of the proposed converter and the converter in Figure 1 are compared in Figure 9. The data is obtained by power analyzer (PW60001), and the converters for comparison are operated with $V_{i n}=600 \mathrm{~V}$ and $\mathrm{I}_{\mathrm{o}}=2 \mathrm{~A}$. As shown in Figure 9, the proposed converter has lower power loss due to good switching loss of MOSFETs, which is an attractive characteristic of the proposed converter. As illustrated in Figure 9, the conduction loss of the proposed converter is a little higher than that of Figure 1 due to higher magnetizing current and extra secondary MOSFETs. Therefore, the expected efficiency of the proposed converter is better.


Figure 9. Power loss distribution.

## 6. Experimental Results

The performance of the proposed converter is verified by a 1 kW prototype, and the main parameters of the prototype are provided in Table 9. Figures 10 and 11 give some experimental results. Figure 12 illustrated the prototype, and the control signals for the switches are generated by two UCC 3895s in synchronized mode. In the efficiency experiment, the power loss of control circuit and cooler system are considered. The proposed converter has several operation modes, and some key waveforms of these operation modes are quite similar. Therefore, only some typical experimental results are selected to validate the proposed converter for the sake of simplicity.

Table 9. Parameters of the prototype.

| Item | Parameters |
| :---: | :---: |
| Input voltage | $500-600 \mathrm{~V}$ |
| Output Voltage | 250 V |
| Power rating | 1 kW |
| $f_{\mathrm{s}}$ | 100 kHz |
| Primary switches | IRFP460 |
| $k_{\mathrm{T}}$ | 3 |
| $\mathrm{~L}_{1 \mathrm{~m}}$ and $\mathrm{L}_{2 \mathrm{~m}}$ | $300 \mu \mathrm{H}$ |
| $\mathrm{L}_{\mathrm{o} 1}$ and $\mathrm{L}_{\mathrm{o} 2}$ | $30 \mu \mathrm{H}$ |
| $\mathrm{C}_{\mathrm{o} 1}$ and $\mathrm{C}_{\mathrm{o} 2}$ | $220 \mu \mathrm{~F}$ |
| Secondary switches | IPP600N25N3G |
| Rectifier diodes | IDP18E120 |

As shown in Figure 10a, OFF voltage across the primary switches in the proposed converter is even in the secondary side modulation mode, and the midpoint voltage of the input capacitors is stable and equals $\mathrm{V}_{\mathrm{in}} / 2$. Figure 10b proves the voltage stress across the primary switches and the midpoint voltage of the input capacitors is also even and stable in the primary side modulation mode.

As proved in Figure 10c, the voltage applied to the primary coils is $\mathrm{V}_{\mathrm{in}} / 2$, and $i_{\mathrm{Llk} 1}$ is not a constant value because $i_{1 \mathrm{~m}}$ is enlarged to help ZVS of the primary switches. As $i_{1 \mathrm{~m}}$ is not in phase with load current, the added primary RMS current is smaller. Thus, the added conduction loss is also smaller. As proved in Figure 10d, the duty ratio of $v_{B C}$ is $100 \%$ and uncontrolled during the whole operation stages, which means zero primary circulating current.

As depicted in Figure 10e, the secondary rectified voltage is a TL waveform, which significantly reduces the volume of the output filter. The output voltage is adjusted by changing the time of high output voltage level. As there is no free-wheeling time, the input current ripple is also smaller. The voltages across the rectifier diodes are shown in Figure 10f,g.

The waveforms of the drain-source voltage and current of $S_{s 1}$ are shown in Figure 10h, and it is clearly that $S_{s 1}$ can obtain ZCS. The ZVS characteristics of the primary switches in the proposed
converter are test with zero load current. The waveforms of the gate signals and the drain-source voltage of switch $S_{1}$ is depicted in Figure 10i. In Figure 10i, the gate-source voltage of $S_{1}$ is much lower than the threshold voltage when the drain-source voltage of $S_{1}$ decreases to zero, thus, $S_{1}$ can obtain ZVS.

Figure 10j gives some experimental results of the failure mode operation, and it is similar to that of normal operation. From Figure 10j, we can conclude the proposed converter can be operated into the failure mode operation. Other waveforms in the failure mode operation is not provided in this paper for the sake of simplicity.


Figure 10. Experimental results: (a) $v_{\mathrm{S} 1}$ and $v_{\mathrm{S} 8}$ during the secondary side modulation (Normal operation); (b) $v_{\mathrm{S} 1}$ and $v_{\mathrm{S} 8}$ during the primary side modulation (Normal operation); (c) $v_{\mathrm{AB}}$ and $i_{\mathrm{Llk} 1}$ during the secondary side modulation (Normal operation); (d) $v_{\mathrm{CD}}$ and $v_{\mathrm{AB}}$ during the secondary side modulation (Normal operation); (e) $i_{\text {Lo1 }}$ and $v_{\text {rect } 1}$ during the secondary side modulation (Normal operation); (f) $v_{\text {Do1 }}$ and $v_{\text {rect }}$ during the secondary side modulation (Normal operation); (g) $v_{\text {Do3 }}$ and $v_{\text {rect } 1}$ during the secondary side modulation (Normal operation); (h) ZCS of $\mathrm{S}_{\mathrm{s} 1}$; (i) ZVS of $\mathrm{S}_{1}$ with zero load current; (j) $v_{\mathrm{DS}(\mathrm{S} 1)}, v_{\mathrm{GS}(\mathrm{S} 1)}$ and $i_{\mathrm{Llk} 1}$ during the secondary side modulation (Failure mode operation).

Figure 11a shows the efficiency comparison under different load current with 600 V input voltage, and the comparison is carried out under the same base line. As all primary switches can obtain ZVS in wide load range, the proposed converter has higher efficiency with smaller load. In Figure 11b, the efficiency results under constant $I_{0}$ and variable $V_{i n}$ condition are shown, and the proposed converter can obtain more optimum high input efficiency owing to the ZVS operation can still be assured with increasing of the input voltage.


Figure 11. Efficiency comparison: (a) Efficiency with constant $V_{i n}$ and variable $I_{o}$; (b) Efficiency with constant $\mathrm{I}_{\mathrm{o}}$ and variable $\mathrm{V}_{\mathrm{in}}$.


Figure 12. Photo of the prototype.

## 7. Conclusions

A wide load range ZVS high voltage dc-dc converter is proposed and analyzed in this paper. From above theoretical and experimental analysis, the advantages of the proposed converter can be concluded as follows: Low voltage stress on the primary switches with auto-balanced ability; Redundancy ability for the primary and secondary sides, which ensures high system reliability; Modular structure for the primary and secondary sides; Full ZVS load range for the primary switches, and less primary conduction loss is added; TL secondary rectified voltage waveform can be obtained, which reduce the volume of input and output filter size. The added secondary switches can obtain ZCS independent of the load current.

The main disadvantage of the proposed converter is that the VA rating of the transformers in the proposed converter is a little higher than that of Figure 1 under variable input and constant output condition.

Author Contributions: Conceptualization, Y.S.; validation, Y.S. and Z.X.; investigation, Z.X.; writing-original draft preparation, Y.S.; writing-review and editing, Y.S. and Z.X.
Funding: This research was funded by [Natural Science Foundation of Shaanxi University of Science and Technology] grant number [2016XSGG08].

Conflicts of Interest: The authors declare no conflict of interest.

## References

1. Kakigano, H.; Miura, Y.; Ise, T. Low-Voltage bipolar-Type DC micro grid for super high quality distribution. IEEE Trans. Power Electron. 2010, 12, 3066-3075. [CrossRef]
2. Anand, S.; Fernandes, B.G. Reduced-Order model and stability analysis of low-Voltage DC micro grid. IEEE Trans. Ind. Electron. 2013, 11, 5040-5049. [CrossRef]
3. Salomonsson, D.; Soder, L.; Sannino, A. An adaptive control system for a DC micro grid for data centers. IEEE Trans. Ind. Appl. 2008, 6, 1910-1917. [CrossRef]
4. Ruan, X.; Li, B.; Chen, Q.; Tan, S.; Chi, K.T. Fundamental Considerations of Three-Level DC-DC Converters: Topologies, Analyses, and Control. IEEE Trans. Circuits Syst. I 2008, 11, 3733-3743. [CrossRef]
5. Pinheiro, J.R.; Barbi, I. The three-Level ZVS PWM converter-A new concept in high-Voltage DC-to-DC conversion. In Proceedings of the 1992 International Conference on Industrial Electronics, Control, Instrumentation, and Automation, San Diego, CA, USA, 13 November 1992; pp. 173-178.
6. Ruan, X.; Zhou, L.; Yan, Y. Soft-Switching PWM three-level converters. IEEE Trans. Power Electron. 2001, 5, 612-622. [CrossRef]
7. Agostini, E.; Barbi, I. Three-Phase Three-level PWM DC-DC Converter. IEEE Trans. Power Electron. 2011, 7, 1847-1856. [CrossRef]
8. Ghodke, D.V.; Chatterjee, K.; Fernandes, B.G. Modified Soft-Switched Three-Phase Three-level DC-DC Converter for High-Power Applications Having Extended Duty Cycle Range. IEEE Trans. Ind. Electron. 2012, 9, 3362-3372. [CrossRef]
9. Lee, I.; Cho, S.; Moon, G. Three-Level Resonant Converter with Double LLC Resonant Tanks for High-Input-Voltage Applications. IEEE Trans. Ind. Electron. 2012, 9, 3450-3463.
10. Shi, Y.; Yang, X. Wide Range Soft Switching PWM Three-Level DC-DC Converters Suitable for Industrial Applications. IEEE Trans. Power Electron. 2014, 2, 603-616.
11. Shi, Y.; Xi, J.; Wang, X.; Gui, X.; Yang, X. Large Power ZVZCS Full Bridge Three-Level DC-DC Converter with Wide Operation Range and Its Application in Sapphire Crystal Furnace Power Supply. IEEE J. Emerg. Sel. Top. Power Electron. 2019. [CrossRef]
12. Shi, Y. Wide Load Range Capacitor Clamped ZVZCS Half Bridge Three-level DC-DC Converter with Two Unsymmetrical Bi-directional Switches. Energies 2019, 12, 2362. [CrossRef]
13. Shi, Y.; Wang, X.; Gui, X.; Xi, J.; Yang, X. Wide Load Range ZVZCS Three-Level DC-DC Converter with Compact Structure. IEEE Trans. Power Electron. 2019, 6, 5032-5037. [CrossRef]
14. Shakib, S.S.I.; Mekhilef, S. A Frequency Adaptive Phase Shift Modulation Control Based LLC Series Resonant Converter for Wide Input Voltage Applications. IEEE Trans. Power Electron. 2017, 12, 8360-8370. [CrossRef]
15. Shakib, S.S.I.; Mekhilef, S.; Nakaoka, M. Dual bridge LLC resonant converter with frequency adaptive phase-shift modulation control for wide voltage gain range. In Proceedings of the 2017 IEEE Energy Conversion Congress and Exposition, Cincinnati, OH, USA, 1 October 2017; pp. 2265-2271.
16. Shi, Y.; Yang, X. Zero-Voltage Switching PWM Three-Level Full-Bridge DC-DC Converter with Wide ZVS Load Range. IEEE Trans. Power Electron. 2013, 10, 4511-4524. [CrossRef]
17. Kim, D.Y.; Kim, J.K.; Moon, G.W. A Three-Level Converter with Reduced Filter Size Using Two Transformers and Flying Capacitors. IEEE Trans. Power Electron. 2013, 1, 46-53. [CrossRef]
18. Shi, Y.; Yang, X. Soft Switching PWM Cascaded Three-Level Combined DC-DC Converters with Reduced Filter Size and Wide ZVS Load Range. IEEE Trans. Power Electron. 2015, 12, 6604-6616. [CrossRef]
19. Shi, Y.; Yang, X. Wide Load Range ZVS Three-Level DC-DC Converter: Four Primary Switches, Capacitor Clamped, Two Secondary Switches, and Smaller Output Filter Volume. IEEE Trans. Power Electron. 2016, 5, 3431-3443. [CrossRef]
20. Park, K.B.; Moon, G.W.; Youn, M.J. Series-Input series-Rectifier interleaved forward converter with a common transformer reset circuit for high-input-voltage applications. IEEE Trans. Power Electron. 2011, 11, 3242-3253. [CrossRef]
21. Qain, T.; Lehman, B. Coupled input-Series and output-Parallel dual interleaved flyback converter for high input voltage application. IEEE Trans. Power Electron. 2008, 1, 88-95. [CrossRef]
22. Li, W.; He, Y.; He, X.; Sun, Y.; Wang, F.; Ma, L. Series asymmetrical half-Bridge converters with voltage auto balance for high input-Voltage applications. IEEE Trans. Power Electron. 2013, 8, 3665-3674. [CrossRef]
23. Sun, T.T.; Chung, H.S.H.; Ioinovici, A. A high-Voltage DC-DC converter with Vin/3-Voltage stress on the primary switches. IEEE Trans. Power Electron. 2007, 6, 2124-2137.
24. Sun, T.T.; Wang, H.; Chung, H.S.H.; Tapuhi, S.; Ioinovici, A. A high voltage ZVZCS DC-DC converter with low voltage stress. IEEE Trans. Power Electron. 2008, 6, 2630-2647.
25. Wang, H.; Chung, H.S.H.; Ioinovici, A. A class of high-input low output voltage single-Step converters with low voltage stress on the primary-side switches and high output current capacity. IEEE Trans. Power Electron. 2011, 6, 1659-1672. [CrossRef]
26. Giri, R.; Choudhary, V.; Ayyanar, R.; Mohan, N. Common-Duty-Ratio control of input-Series connected modular DC-DC converters with active input voltage and load-Current sharing. IEEE Trans. Ind. Appl. 2006, 4, 1101-1111. [CrossRef]
27. Shi, J.; Luo, J.; He, X. Common-Duty-Ratio control of input-Series output-Parallel connected phase-Shift full-Bridge DC-DC converter modules. IEEE Trans. Power Electron. 2011, 11, 3318-3329. [CrossRef]
28. Ayyanar, R.; Giri, R.; Mohan, N. Active input-Voltage and load-Current sharing in input-Series and output-Parallel connected modular DC-DC converters using dynamic input-Voltage reference scheme. IEEE Trans. Power Electron. 2004, 6, 1462-1473. [CrossRef]
29. Kimball, J.W.; Mossoba, J.T.; Krein, P.T. A stabilizing, high performance controller for input series-Output parallel converters. IEEE Trans. Power Electron. 2008, 3, 1416-1427. [CrossRef]
30. Chen, W.; Zhang, K.; Ruan, X. A input-Series- and output-Parallel connected inverter system for high-Input-Voltage applications. IEEE Trans. Power Electron. 2009, 9, 2127-2137. [CrossRef]
31. Grbovic, P.J. Master/slave control of input-Series- and output-Parallel connected converters: Concept for low-Cost high-Voltage auxiliary power supplies. IEEE Trans. Power Electron. 2009, 2, 316-328. [CrossRef]
32. Li, W.; Jiang, Q.; Mei, Y.; Li, C.; Deng, Y.; He, X. Modular Multilevel DC/DC Converters with Phase-Shift Control Scheme for High-Voltage DC-Based Systems. IEEE Trans. Power Electron. 2015, 1, 99-107. [CrossRef]
