

Article

The Parallel Virtual Infinite Capacitor Applied to DC-Link Voltage Filtering for Wind Turbines

Shuyue Lin ¹ , Xin Tong ¹, Xiaowei Zhao ^{1,*}  and George Weiss ² 

¹ School of Engineering, University of Warwick, Coventry CV4 7AL, UK; shuyue.lin@warwick.ac.uk (S.L.); xintongcarol@hotmail.com (X.T.)

² School of Electrical Engineering, Tel Aviv University, P.O. Box 39040, Tel Aviv, Israel; gweiss@eng.tau.ac.il

* Correspondence: Xiaowei.Zhao@warwick.ac.uk

Received: 17 April 2018; Accepted: 20 June 2018; Published: 25 June 2018



Abstract: We propose the parallel virtual infinite capacitor (PVIC) concept, which refers to two virtual infinite capacitors (VIC) connected to the same DC link and sharing one capacitor, one tuned to low frequencies (LF) and one tuned to high frequencies (HF). A PVIC can suppress voltage variations (ripple) in a wider frequency range than a usual VIC. The LF-VIC is controlled by a sliding mode controller to regulate the low-frequency component of the voltage to its reference value, and by a proportional-integral (PI) controller to maintain its state of charge within the desired operating range and achieve the ‘plug-and-play’ pattern of PVIC. The HF-VIC is controlled by another sliding mode controller to limit the high-frequency ripples and also to keep its state of charge within a reasonable operating interval. As our main application, we use the PVIC to replace a DC-link capacitor for voltage filtering on the DC link of a doubly fed induction generator (DFIG), which is driven by a WindPact (WP) 1.5-MW wind turbine under different grid conditions with turbulent wind input. The simulation study indicates that the PVIC provides much better voltage stabilisation than a DC-link capacitor with the same capacitance, especially in the low frequency range.

Keywords: capacitors; power filters; wind power generation; sliding mode control

1. Introduction

Capacitors are commonly used for DC voltage smoothing (ripple elimination) in power electronic circuits, such as in photovoltaic systems, fuel cells, LED drivers, electric (or hybrid) vehicles and their chargers, power factor correctors (PFC), the power train of wind power generators, etc. Low-frequency ripple suppression requires large capacitance, which could be provided by electrolytic or super-capacitors. However, such capacitors suffer from low reliability and low operating voltages [1–3]. Many ideas have been proposed as alternatives to large capacitors (or to achieve better performance with the same capacitance), and such circuits are known as “power filters”, “active capacitors” or “ripple eliminators” (see, for instance, [4,5] (for the output voltage variations of controlled rectifiers) Refs. [6,7] (using stacked switched capacitors for LED drivers), Refs. [8–11] and there are many more). We refer to [10,12] for nice surveys of this area. In this line of research, the *virtual infinite capacitor* (VIC) concept has been introduced in [13], which is a circuit able to eliminate random low-frequency voltage fluctuations [13–15]. The idea is to create a nonlinear capacitor where the plot of voltage as a function of charge has a flat segment, where the dynamic capacitance is infinity (see Figure 1b).

The VIC circuit contains a bidirectional DC–DC converter which (using the terminology from Kassakian et al. [16]) is a canonical switching cell (see Figure 1a for a simplified circuit not showing sensing, control or drivers). In [17], the control algorithm and operation of the VIC have been redesigned to work in discontinuous conduction mode (DCM), which has enabled substantially

reducing the switching frequency (and using snubber circuits to reduce the switching losses). As can be seen in Figure 1b, there are three regions of operation for the VIC. The control algorithms are designed individually for these three regions. The most important is the *normal operating range* (the middle segment in Figure 1b) where the voltage V across the VIC remains at a reference value V_{ref} , while the charge Q can vary in the interval $[Q_{min}, Q_{max}]$. In this range, the gate control signals q and \bar{q} are controlled in such a way as to transfer the excess charge that would create voltage ripples in V to the capacitor C_s and thus constrain the voltage V to a small neighbourhood of V_{ref} . This VIC configuration was found to be quite effective in suppressing unpredictable voltage fluctuations, through both simulations [17,18] and experiments [15,19].




Figure 1. Simplified VIC circuit and its charge–voltage characteristics.

When we compute the output impedance of a VIC (as is done, for instance, in [15]), we find that it is high for frequencies near zero (as it should), it has a region where it is very low (as desired), but it grows for higher frequencies. The region of low impedance depends on the control algorithm. There are applications where there are two main sources of ripple, in two distinct frequency ranges. For instance, in the power conversion system of a wind turbine, the DC-link voltage ripple can originate from variations of wind speed (low frequency), grid imbalance (twice the grid frequency) and switching ripple from the main converters (relatively high frequency). To deal with such situations, we introduce here the *parallel virtual infinite capacitor* (PVIC) concept. The PVIC is composed of two VICs, one for low-frequency (LF) and one for high frequency (HF), which share a common capacitor. We also propose a new soft switching topology (see Figure 2) to be used for both the LF-VIC and the HF-VIC, which of course improves the efficiency compared with earlier designs. The operation of this new circuit will be explained in Section 2. For the LF-VIC, we design a sliding mode controller (SMC) to regulate the DC-link voltage in the frequency range of this VIC. A proportional-integral (PI) controller is used to maintain the charge in this VIC in its normal operating range and realise the ‘plug-and-play’ feature of the PVIC. Another sliding mode controller is designed for the HF-VIC to suppress the high-frequency component of the ripple voltage and at the same time to keep the state of charge (SoC) of this VIC within the normal operating range. Note that sliding mode controllers are robust and appropriate for nonlinear variable structure systems [20–23] such as power converters [24–28].

The PVIC can be applied to many systems where voltage filtering in a wide frequency range is required. In this paper, a wind power generator is chosen to demonstrate the performance of the PVIC. Wind power will continue to be an important source of electric power. At the end of 2017, the cumulative installed wind turbine capacity was over 539 GW, which can cover over 5% of the electric power demand of the world. Wind power capacity is expected to rise to 840 GW in 2020 [29,30]. Doubly fed induction generators (DFIG) have been widely used for wind turbines with power ratings of 1.5-MW and above since 1996 [31]. In this paper, the PVIC is used for DC-link voltage filtering on the DC link of a 1.5-MW DFIG wind turbine system.




Figure 2. The proposed new VIC circuit, D_b , denotes a body diode of a MOSFET switch.

A DFIG wind turbine is quite vulnerable to grid faults because the DFIG stator is directly connected to the grid. Grid faults may cause voltage variations at the DFIG terminals, which may lead to high currents causing the DC-link voltage to drop, preventing the converters from working, or to rise too high, which may damage the capacitors and IGBTs [32,33]. During grid faults, the DC-link voltage should be maintained at the normal level to enable the converters to apply the voltage ride through an algorithm, especially to guarantee the control performance of the rotor side converter. Even without grid faults, DC-link voltage fluctuations need to be limited to guarantee accurate power regulation [33]. PVIC serves as a solution to maintain the DC-link voltage within reasonable bounds, regardless of the grid conditions. Different electronic circuits used for active ripple suppression on the DC link of wind turbine have been proposed (see [34,35] and the references therein). Figure 3 shows the configuration of a DFIG driven by a 1.5-MW wind turbine connected to the power grid via back-to-back converters and transformers. Typically, the rotor side converter is controlled to maximize wind power extraction, and the grid side converter is controlled to stabilise the DC-link voltage.




Figure 3. Configuration of the grid-connected doubly fed induction generator (DFIG) wind turbine system.

In this paper, we use a grid-connected DFIG model [36,37], driven by the popular WindPact (WP) 1.5-MW wind turbine [38–40] under turbulent wind generated by NREL Turbsim [41]. We have replaced the DC-link capacitor seen in Figure 3 with a PVIC with the same total capacitance and we compare the performance of the DC-link capacitor with that of the PVIC in stabilizing the DC-link voltage. The comparisons under different grid faults demonstrate the capability of the PVIC in handling unpredictable voltage fluctuations. In order to introduce disturbances to the DC link, we have simulated faults at the infinite bus. The simulations indicate that the PVIC is more effective in suppressing the voltage fluctuations than the equivalent DC-link capacitor (i.e., a DC-link capacitor with the same capacitance), regardless if there are grid disturbances or not.

The structure of the paper is as follows. In Section 2, we briefly explain the operation principle and control of the VIC and especially of the soft switching version from Figure 2. In Section 3, we present our simulation results for the the DC-link voltage filtering performance of the PVIC. We compare the performance of the PVIC with that of the equivalent (in capacitance) DC-link capacitor.

2. The PVIC and Its Control

To improve efficiency, we use a new soft switching circuit shown in Figure 2, where the two snubber capacitors C_{sn} are small. This is an improvement of the circuit appearing in ([42], Figure 2). The upper switching unit is composed of the S_1 , S_3 , C_{sn} , D_1 and D_3 , in which S_1 is synchronized with S_3 . The lower switching unit is similar. The inductors are not coupled.

We take the upper switching unit (see Figure 2) as an example to explain the soft switching mechanism. This is really soft switching only in discontinuous conduction mode (DCM), while in continuous conduction mode (CCM) it is only zero voltage switching-off. Immediately after S_1 and S_3 are turned off, the voltage on the left side of C_{sn} will remain close to V without dropping abruptly because C_{sn} takes time to get charged via D_1 and D_3 until $V_{C_{sn}}$ reaches V , which implies zero voltage switching-off of S_1 and S_3 . The main current will flow via D_6 , decreasing at a slope of $-V_s/L$, until one of the following two events occurs: either the current reaches zero and then remains zero for some time (DCM) or the switches are controlled to turn on again. Immediately after S_1 and S_3 are turned on, the voltage on the right side of C_{sn} will suddenly jump to $V + V_{C_{sn}} \approx 2V$. Then, C_{sn} starts to release energy through the switches and the upper inductor L to charge C_s , until $V_{C_{sn}}$ reaches nearly zero or the switches are controlled to turn off. This discharging period of C_{sn} is relatively short because the time constant $\sqrt{LC_{sn}}$ is small. Hence, practically all the energy that was stored in C_{sn} is saved into C_s . However, if the inductor current at the moment of switching-on is not zero, then we do not have zero current switch-on. After switch-on and after C_{sn} is emptied, the inductor current (flowing through the switches and the diodes D_1 and D_3) grows, at a slope of $(V - V_s)/L$. Of course, the rising current will stop once the switches are turned off, which closes the whole cycle. The story for the lower switching unit is similar.

Figure 4 shows the circuit realisation of a PVIC, which replaces the DC-link capacitor. q_L , $\tilde{q}_L \in \{0, 1\}$ are binary signals, and $\tilde{q}_L = 1 - q_L$. The switches S_{1L} and S_{3L} are on if $q_L = 1$. The switches S_{2L} and S_{4L} are on if $\tilde{q}_L = 1$. The binary signals q_H and \tilde{q}_H are defined in a similar way. The capacitor C_{sH} is smaller than the capacitor C_{sL} . The remaining components in the HF-VIC are same as in the LF-VIC. The control of PVIC is attained by the LF-VIC controller and HF-VIC controller. The former regulates low-frequency components of the voltage V to the neighbourhood of its reference, while the latter suppresses the high-frequency ripples of the voltage V . During the power up process (see the left segment in Figure 1b), a constant duty cycle D_{pow_up} and a constant PWM switching frequency f_{pow_up} are applied to both VICs. During the protection region of operation (the right segment in Figure 1b), all the switches are turned off to avoid the overcharge of C_{sL} and C_{sH} . The transitions between the three processes are controlled using a state machine, which was detailed in [19]. Next, we discuss the control algorithm in the normal operation range.




Figure 4. The PVIC in place of a DC-link capacitor.

The low-frequency signals V_{lf} & i_{lf} and high-frequency signals V_{hf} and i_{hf} are acquired by passing V and i through a low pass filter with the corner frequency f_l :

$$\begin{aligned} V_{lf} &= \frac{2\pi f_l}{s + 2\pi f_l} V, & V_{hf} &= V - V_{lf}, \\ i_{lf} &= \frac{2\pi f_l}{s + 2\pi f_l} i, & i_{hf} &= i - i_{lf}. \end{aligned} \quad (1)$$

According to Figure 4, we have

$$i_C = C\dot{V} = i - q_L i_{s_L} - q_H i_{s_H}. \quad (2)$$

Considering (1), we can rewrite (2) as

$$C(\dot{V}_{lf} + \dot{V}_{hf}) = i_{lf} + i_{hf} - q_L(i_{s_{L_L}} + i_{s_{L_H}}) - q_H(i_{s_{H_L}} + i_{s_{H_H}}), \quad (3)$$

where $i_{s_{L_L}}$, $i_{s_{L_H}}$, $i_{s_{H_L}}$, and $i_{s_{H_H}}$ are defined by

$$\begin{aligned} i_{s_{L_L}} &= \frac{2\pi f_l}{s + 2\pi f_l} i_{s_L}, & i_{s_{L_H}} &= i_{s_L} - i_{s_{L_L}}, \\ i_{s_{H_L}} &= \frac{2\pi f_l}{s + 2\pi f_l} i_{s_H}, & i_{s_{H_H}} &= i_{s_H} - i_{s_{H_L}}. \end{aligned} \quad (4)$$

Multiplying both sides of (2) with $\frac{2\pi f_l}{s + 2\pi f_l}$, we get

$$C\dot{V}_{lf} = i_{lf} - q_L i_{s_{L_L}} - q_H i_{s_{H_L}}. \quad (5)$$

Subtracting (5) from (2), we get

$$C\dot{V}_{hf} = i_{hf} - q_H i_{s_{H_H}} - q_L i_{s_{L_H}}.$$

Then, the state equations of the PVIC can be written as:

$$\begin{cases} C\dot{V}_{lf} = i_{lf} - q_L i_{s_{L_L}} - q_H i_{s_{H_L}}, \\ C\dot{V}_{hf} = i_{hf} - q_H i_{s_{H_H}} - q_L i_{s_{L_H}}, \\ L_L \dot{i}_{s_L} = q_L (V_{lf} + V_{hf}) - V_{s_L}, \\ L_H \dot{i}_{s_H} = q_H (V_{hf} + V_{lf}) - V_{s_H}, \\ C_{s_L} \dot{V}_{s_L} = i_{s_L}, \\ C_{s_H} \dot{V}_{s_H} = i_{s_H}. \end{cases} \quad (6)$$

These state equations are considered only in the operating range, which is Ω defined by:

$$\begin{aligned} i_{s_L} &\in [-i_{s_{max_L}}, i_{s_{max_L}}], & i_{s_H} &\in [-i_{s_{max_H}}, i_{s_{max_H}}], \\ V_{s_L} &\in [V_{s_{min_L}}, V_{s_{max_L}}], & V_{s_H} &\in [V_{s_{min_H}}, V_{s_{max_H}}], \\ V_{lf} &> V_{min_L}, & |V_{hf}| &< V_{max_H}. \end{aligned} \quad (7)$$

Note that $0 < V_{s_{min_L}} < V_{s_{max_L}} < V_{min_L} < V_{ref} < V_{max_L}$ and $0 < V_{max_H} < V_{s_{min_H}} < V_{s_{max_H}}$. For subsequent analysis, we set the following lower and upper bounds:

$$\begin{aligned} V &\in [0, V_{max_L} + V_{max_H}], \\ i_{lf} &\in [-i_{max_L}, i_{max_L}], & i_{hf} &\in [-i_{max_H}, i_{max_H}], \\ i_{s_{H_L}} &\in [-i_{s_{max_{HL}}}, i_{s_{max_{HL}}}], & i_{s_{H_H}} &\in [-i_{s_{max_{HH}}}, i_{s_{max_{HH}}}], \\ i_{s_{L_L}} &\in [-i_{s_{max_{LL}}}, i_{s_{max_{LL}}}], & i_{s_{L_H}} &\in [-i_{s_{max_{LH}}}, i_{s_{max_{LH}}}]. \end{aligned} \quad (8)$$

2.1. Control of the LF-VIC

The LF-VIC controller is composed of a sliding mode voltage controller and a PI charge controller. Their control objectives are to control the low-frequency component of the voltage to its expected reference in normal operation process and, restrain the LF-VIC's SoC within its normal operating range, respectively.

2.1.1. Voltage Control of the LF-VIC

We use a sliding mode controller to regulate the low-frequency component of V . We employ a sliding function with the states $x = [V_{lf} \quad i_{s_L} \quad V_{s_L}]^T$ and disturbance i_{lf} , based on ([13], Section 6):

$$\begin{aligned} S_L(x) &= (V_{ref} - V_{lf}) + k_1 \int_0^t (V_{ref} - V_{lf}) d\tau \\ &\quad - k_2 (V_{ref} i_{lf} - V_{s_L} i_{s_L}), \end{aligned} \quad (9)$$

where we set $k_1 > 0$. The sliding surface Γ_L is the set of all the possible $x \in \Omega$ for which

$$S_L(x) = 0. \quad (10)$$

Note that the energy stored in the two inductors of the PVIC can be roughly written as $V_{ref} i_{lf} + V_{ref} i_{hf} - V_{s_L} i_{s_L} - V_{s_H} i_{s_H}$. The nonlinear term $V_{ref} i_{lf} - V_{s_L} i_{s_L}$ in (9) represents the energy in L_L . The remaining part $V_{ref} i_{hf} - V_{s_H} i_{s_H}$, which represents the energy in L_H , is included in the HF-VIC controller, which will be discussed in Section 2.2. The absolute values of k_1 and k_2 should be small enough to diminish deviation between V_{lf} and V_{ref} when x is controlled to be within Γ_L .

To reduce chattering effects and limit operating frequencies within a controllable range, we use the hysteresis-modulation (HM) sliding mode control [24] to determine the binary switching signals q_L and \tilde{q}_L :

$$\begin{cases} q_L = \begin{cases} 1, & \text{if } S_L < -\epsilon, \\ 0, & \text{if } S_L > \epsilon, \\ \text{previous state,} & \text{if } S_L \in [-\epsilon, \epsilon]. \end{cases} \\ \tilde{q}_L = 1 - q_L, \end{cases} \quad (11)$$

where ϵ is a small positive number. In the stability analysis later, we assume $\epsilon = 0$ for simplicity but without loss of generality.

The sliding mode controller is designed according to the following steps. Firstly, the hitting condition should be satisfied to ensure that the state trajectory is guided to the sliding surface. After that, when the states are within a small vicinity of the sliding surface, the existence condition needs to be satisfied to maintain the states within the neighbourhood of the sliding surface and always direct the states towards the desired surface [20,25].

In this paper, we describe the hitting condition by

$$S_L(x) \cdot \dot{S}_L(x) < 0 \quad \text{for all } x \in \Omega \setminus \Gamma_L, \quad (12)$$

where

$$\begin{aligned} \dot{S}_L(x) = & -\dot{V}_{lf} + k_1(V_{ref} - V_{lf}) \\ & - k_2(V_{ref}\dot{i}_{lf} - V_{sL}\dot{i}_{sL} - \dot{V}_{sL}i_{sL}). \end{aligned} \quad (13)$$

Combining (6) and (13), we get

$$\begin{aligned} \dot{S}_L(x) = & -\frac{i_{lf} - q_L i_{sL} - q_H i_{sHL}}{C} + k_1(V_{ref} - V_{lf}) \\ & + k_2\left(\frac{q_L(V_{lf} + V_{hf})V_{sL} - V_{sL}^2}{L_L} + \frac{i_{sL}^2}{C_{sL}} - V_{ref}\dot{i}_{lf}\right). \end{aligned} \quad (14)$$

When $S_L(x) > 0$ for all $x \in \Omega \setminus \Gamma_L$, $q_L = 0$. To satisfy (12), we require that

$$\begin{aligned} \dot{S}_L = & -\frac{i_{lf} - q_H i_{sHL}}{C} + k_1(V_{ref} - V_{lf}) \\ & + k_2\left(-\frac{V_{sL}^2}{L_L} + \frac{i_{sL}^2}{C_{sL}} - V_{ref}\dot{i}_{lf}\right) < 0. \end{aligned} \quad (15)$$

Here, \dot{i}_{lf} is set to be $\dot{i}_{lf} \in [-\dot{i}_{max_L}, \dot{i}_{max_L}]$. Note that it is hard to limit a current derivative term in reality. This limit is allowed to be violated under some circumstances such as the abrupt current change due to some faults. However, it will be brought back by the control schemes. A sufficient condition for (15) is

$$\begin{aligned} \dot{S}_{Lmax} \leq & k_1(V_{ref} - V_{min_L}) + k_2\left(-\frac{V_{smin_L}^2}{L_L} + \frac{i_{smax_L}^2}{C_{sL}} \right. \\ & \left. + V_{ref}\dot{i}_{max_L}\right) + \frac{i_{max_L} + i_{smax_{HL}}}{C} < 0. \end{aligned} \quad (16)$$

When $S_L(x) < 0$ for all $x \in \Omega \setminus \Gamma_L$, $q_L = 1$. To satisfy (12), we have

$$\begin{aligned} \dot{S}_L = & -\frac{i_{lf} - q_H i_{sHL} - i_{sL}}{C} + k_1(V_{ref} - V_{lf}) \\ & + k_2\left(\frac{(V_{lf} + V_{hf})V_{sL} - V_{sL}^2}{L_L} + \frac{i_{sL}^2}{C_{sL}} - V_{ref}\dot{i}_{lf}\right) > 0. \end{aligned} \quad (17)$$

That is, a sufficient condition for (17) is

$$\begin{aligned} \dot{S}_{Lmin} \geq & k_1(V_{ref} - V_{max_L}) \\ & + k_2\left(\frac{V_{smax_L}(V_{min_L} - V_{max_H}) - V_{smax_L}^2}{L_L} \right. \\ & \left. - V_{ref}i_{max_L}\right) - \frac{i_{max_L} + i_{smax_{LL}} + i_{smax_{HL}}}{C} > 0. \end{aligned} \quad (18)$$

From (16) and (18) we set

$$\left\{ \begin{array}{l} k_1 > 0, \quad k_2 > 0, \\ 0 < i_{max_L} < min F_{Lb}, \\ F_{Lb} = \left\{ \frac{V_{smin_L}^2}{L_L V_{ref}} - \frac{i_{smax_L}^2}{C_{s_L} V_{ref}}, \frac{V_{smax_L}(V_{min_L} - V_{smax_L} - V_{max_H})}{L_L V_{ref}} \right\}, \end{array} \right. \quad (19)$$

where F_{Lb} is derived from:

$$-\frac{V_{smin_L}^2}{L_L} + \frac{i_{smax_L}^2}{C_{s_L}} + V_{ref}i_{max_L} < 0 \quad (20)$$

and

$$\frac{V_{smax_L}(V_{min_L} - V_{max_H}) - V_{smax_L}^2}{L_L} - V_{ref}i_{max_L} > 0. \quad (21)$$

Note that it is reasonable to have inequalities (20) and (21) since $L_L \ll C_{s_L} \ll i_{smax_L} < V_{smin_L} < V_{ref} \ll i_{max_L}$ and $L_L \ll V_{max_H} \ll V_{smax_L} < V_{min_L} < V_{ref} \ll i_{max_L}$.

Then, the existing condition for this SMC is

$$\left\{ \begin{array}{l} \lim_{S_L(x) \rightarrow S_L(x_0)^+} \dot{S}_L(x) < 0, \\ \lim_{S_L(x) \rightarrow S_L(x_0)^-} \dot{S}_L(x) > 0, \end{array} \right. \quad \text{for all } x_0 \in \Gamma_L. \quad (22)$$

From (10), we have

$$i_{lf} = \frac{V_{ref} - V_{lf} + k_1 \int_0^t (V_{ref} - V_{lf}) d\tau + k_2 V_{s_L} i_{s_L}}{k_2 V_{ref}}, \quad (23)$$

based on which the inequalities (15) and (17) can be written as

$$\begin{aligned} \dot{S}_L = & -\frac{V_{ref} - V_{lf} + k_1 \int_0^t (V_{ref} - V_{lf}) d\tau + k_2 V_{s_L} i_{s_L}}{Ck_2 V_{ref}} \\ & + \frac{q_H i_{s_{HL}}}{C} + k_1(V_{ref} - V_{lf}) \\ & + k_2\left(-\frac{V_{s_L}^2}{L_L} + \frac{i_{s_L}^2}{C_{s_L}} - V_{ref}i_{lf}\right) < 0, \end{aligned} \quad (24)$$

and

$$\begin{aligned} \dot{S}_L = & -\frac{V_{ref} - V_{lf} + k_1 \int_0^t (V_{ref} - V_{lf}) d\tau + k_2 V_{s_L} i_{s_L}}{Ck_2 V_{ref}} \\ & + \frac{q_H i_{s_{HL}}}{C} + \frac{i_{s_{LL}}}{C} + k_1(V_{ref} - V_{lf}) \\ & + k_2\left(\frac{(V_{lf} + V_{hf})V_{s_L} - V_{s_L}^2}{L_L} + \frac{i_{s_L}^2}{C_{s_L}} - V_{ref}i_{lf}\right) > 0. \end{aligned} \quad (25)$$

Since $Ck_2V_{ref} > 0$, (24) and (25) can be written as

$$\begin{aligned} & -k_1 \int_0^t (V_{ref} - V_{lf}) d\tau - k_2 (V_{sL} i_{sL} - q_H i_{sHL} V_{ref}) \\ & + k_1 k_2 (CV_{ref}^2 - CV_{ref} V_{lf}) \\ & + k_2^2 \left(\frac{-CV_{ref} V_{sL}^2}{L_L} + \frac{CV_{ref} i_{sL}^2}{C_{sL}} - CV_{ref}^2 i_{lf} \right) < V_{ref} - V_{lf}, \end{aligned} \quad (26)$$

and

$$\begin{aligned} & -k_1 \int_0^t (V_{ref} - V_{lf}) d\tau + k_2 (i_{sL} V_{ref} - i_{sL} V_{sL} + q_H i_{sHL} V_{ref}) \\ & + k_2^2 \left(\frac{CV_{ref} V_{sL} (V_{lf} + V_{hf} - V_{sL})}{L_L} + \frac{CV_{ref} i_{sL}^2}{C_{sL}} - CV_{ref}^2 i_{lf} \right) \\ & + k_1 k_2 (CV_{ref}^2 - CV_{ref} V_{lf}) > V_{ref} - V_{lf}. \end{aligned} \quad (27)$$

The parameters k_1 and k_2 should be chosen to fulfill the inequalities (15), (17), (26), and (27) to satisfy both the hitting condition and existing condition, which are the sufficient conditions to attain the successful control. The details about the selection of k_1 and k_2 will be discussed in Section 2.3.

2.1.2. Charge Control of the LF-VIC

In the application of grid connected DFIG system, a charge control scheme is developed to regulate the LF-VIC's state of charge (V_{sL}) by coupling a PI controller with the controller of grid side converter. Since the charge controller is required to operate more slowly than the voltage controller, the average of V_{sL} (i.e., V_{sLavg}) is controlled, which is acquired by passing V_{sL} through a low pass filter with the corner frequency f_c (see Figure 5). In the voltage control of DC-link capacitor, the voltage V is fed back to the controller of grid side converter. Herein, the voltage V^* rather than V is injected. V^* is the estimated value of V obtained from the LF-VIC's state of charge through a PI controller:

$$V^* = V_{ref} - k_P (V_{srefL} - V_{sLavg}) - k_I \int_0^t (V_{srefL} - V_{sLavg}) d\tau.$$




Figure 5. Charge control scheme of the LF-VIC. The estimated voltage V^* replaces the measurement of the DC-link voltage for the grid side converter.

In this way, the control scheme of the grid side converter is not violated, realising a ‘plug-and-play’ pattern for the PVIC.

2.2. Control of the HF-VIC

For the control of HF-VIC, both voltage control and charge control are implemented by a sliding mode controller whose sliding function is

$$S_H(x) = (0 - V_{hf}) - k_3(V_{ref}i_{hf} - V_{sH}i_{sH}) + k_4(V_{srefH} - V_{sHavg}). \quad (28)$$

The sliding surface Γ_H is the set of all the possible $x = [V_{hf} \quad i_{sH} \quad V_{sH}]^T \in \Omega$ for which

$$S_H(x) = 0. \quad (29)$$

The expression $V_{ref}i_{hf} - V_{sH}i_{sH}$ appearing in (28) represents the power stored in L_H , which is included in the HF-VIC controller. $V_{srefH} - V_{sHavg}$ is the charge control term in this sliding function. As with the charge control of the LF-VIC, the average of V_{sH} (i.e., V_{sHavg}) is regulated to realise a much slower response of the charge control than the voltage control. V_{sHavg} is obtained by passing V_{sH} through a low pass filter with the corner frequency f_c . The absolute values of the parameters k_3 and k_4 should be very small to guarantee the accuracy of the control.

The hysteresis-modulation (HM) sliding mode control is also applied to the HF-VIC, using the same ϵ as in (11):

$$\begin{cases} q_H = \begin{cases} 1, & \text{if } S_H < -\epsilon, \\ 0, & \text{if } S_H > \epsilon, \\ \text{previous state,} & \text{if } S_H \in [-\epsilon, \epsilon]; \end{cases} \\ \tilde{q}_H = 1 - q_H. \end{cases}$$

The hitting condition is described as

$$S_H(x) \cdot \dot{S}_H(x) < 0$$

for all $x \in \Omega \setminus \Gamma_H$. Here, \dot{V}_{sHavg} is limited as $\dot{V}_{sHavg} \in [-\dot{V}_{sHavgmax}, \dot{V}_{sHavgmax}]$, where $\dot{V}_{sHavgmax}$ should be small due to the slow change of V_{sHavg} . Similarly as in Section 2.1, when $S_H(x) > 0$ and $S_H(x) < 0$, we have

$$\dot{S}_H(x) = \frac{-i_{hf} - q_L i_{sLH}}{C} - k_3 \left(V_{ref}i_{hf} - \frac{i_{sH}^2}{C_{sH}} + \frac{V_{sH}^2}{L_H} \right) - k_4 \dot{V}_{sHavg} < 0 \quad (30)$$

and

$$\begin{aligned} \dot{S}_H(x) = & \frac{-i_{hf} - i_{sHH} - q_L i_{sLH}}{C} \\ & - k_3 \left(-\frac{V_{sH}(V_{hf} + V_{lf})}{L_H} + \frac{V_{sH}^2}{L_H} + V_{ref}i_{hf} - \frac{i_{sH}^2}{C_{sH}} \right) - k_4 \dot{V}_{sHavg} > 0, \end{aligned} \quad (31)$$

respectively. Here, i_{hf} is limited as $i_{hf} \in [-i_{maxH}, i_{maxH}]$, that is, the sufficient conditions for (30) and (31) are

$$\begin{aligned} \dot{S}_{Lmax} \leq & k_3 \left(\frac{i_{smaxH}^2}{C_{sH}} + V_{ref}i_{maxH} - \frac{V_{sminH}^2}{L_H} \right) \\ & + k_4 \dot{V}_{sHavgmax} + \frac{i_{maxH} + i_{smaxLH}}{C} < 0, \end{aligned} \quad (32)$$

and

$$\begin{aligned} \dot{S}_{Lmin} \geq & -k_3 \left(\frac{V_{smaxH}(V_{maxH} - V_{minL}) + V_{smaxH}^2}{L_H} + V_{ref} i_{maxH} \right) \\ & - k_4 \dot{V}_{sHavgmax} - \frac{i_{maxH} + i_{smaxHH} + i_{smaxLH}}{C} > 0. \end{aligned} \quad (33)$$

To fulfil (32) and (33), we set

$$\begin{cases} k_3 > 0, & k_4 < 0, \\ 0 < i_{maxH} < \min F_{Hb}, \\ F_{Hb} = \left\{ \frac{V_{sminH}^2}{L_H V_{ref}} - \frac{i_{smaxH}^2}{C_{sH} V_{ref}}, -\frac{V_{smaxH}(V_{maxH} - V_{minL}) + V_{smaxH}^2}{L_H V_{ref}} \right\}, \end{cases} \quad (34)$$

where F_{Hb} is derived from

$$\frac{i_{smaxH}^2}{C_{sH}} + V_{ref} i_{maxH} - \frac{V_{sminH}^2}{L_H} < 0 \quad (35)$$

and

$$\frac{V_{smaxH}(V_{maxH} - V_{minL}) + V_{smaxH}^2}{L_H} + V_{ref} i_{maxH} < 0. \quad (36)$$

To fulfil the inequalities (35) and (36), we set $L_H \ll C_{sH} \ll i_{smaxH} < V_{sminH} < V_{ref} \ll i_{maxH}$ and $L_H \ll V_{maxH} \ll V_{smaxH} < V_{minL} < V_{ref} \ll i_{maxH}$. The existing condition for this SMC is

$$\begin{cases} \lim_{S_H(x) \rightarrow S_H(x_0)^+} \dot{S}_H(x) < 0, \\ \lim_{S_H(x) \rightarrow S_H(x_0)^-} \dot{S}_H(x) > 0, \end{cases} \quad \text{for all } x_0 \in \Gamma_H. \quad (37)$$

Similarly as in Section 2.1, we get

$$\begin{aligned} & -k_3(V_{sH} i_{sH} + q_L V_{ref} i_{sLH}) - k_4(V_{srefH} - V_{sHavg}) \\ & - k_3 k_4 C V_{ref} \dot{V}_{sHavg} + k_3^2 C V_{ref} (V_{ref} i_{hf} + \frac{i_{sH}^2}{C_{sH}} - \frac{V_{sH}^2}{L_H}) < -V_{hf}, \end{aligned} \quad (38)$$

and

$$\begin{aligned} & k_3(i_{sHH} V_{ref} - q_L i_{sLH} V_{ref} - V_{sH} i_{sH}) \\ & + k_3^2 C V_{ref} (V_{ref} i_{hf} + \frac{i_{sH}^2}{C_{sH}} + \frac{(V_{hf} + V_{lf} - V_{sH}) V_{sH}}{L_H}) \\ & - k_4(V_{srefH} - V_{sHavg}) - k_3 k_4 C V_{ref} \dot{V}_{sHavg} > -V_{hf}. \end{aligned} \quad (39)$$

The parameters k_3 and k_4 should be chosen to satisfy the inequalities (30), (31), (38) and (39), so that the state trajectory will converge and stabilise at the sliding surface Γ_H . The details about the selection of k_3 and k_4 will be discussed in Section 2.3.

2.3. Parameter Selection

In order to limit the deviation between V and its reference V_{ref} , the absolute values of the parameters k_1 , k_2 , k_3 and k_4 should be small. We apply the interior-point optimization algorithm to find the boundaries of these four parameters, which are embedded in the nonlinear programming solver 'fmincon' in Matlab (MathWorks).

The optimization for LF-VIC controller parameters is conducted to minimize $|k_1| + |k_2|$ under the inequality constraints (7), (8), (15), (17), (19), (26), (27), and equality constraint (10). Similarly,

the objective function for parameter optimization of the HF-VIC controller is $|k_3| + |k_4|$, with the inequalities constraints (7), (8), (30), (31), (34), (38), (39), and equality constraint (29). The results of these optimizations provide the boundaries for k_1, k_2, k_3 and k_4 to ensure the successful control of both LF-VIC controller and HF-VIC controller.

The parameters' initial values are all set to be zero. The related operating boundaries are listed in Table 1. The optimal boundaries for the parameters $k_1 \sim k_4$ are

$$\begin{cases} k_{1min} = 2.66 \times 10^{-7}, & k_{2min} = 5.77 \times 10^{-6}, \\ k_{3min} = 2.55 \times 10^{-7}, & k_{4max} = -1.01 \times 10^{-4}. \end{cases}$$

Table 1. Operating boundaries.

Parameters	Values	Parameters	Values
V_{smaxL}	920 V	V_{smaxH}	920 V
i_{smaxL}	50 A	i_{smaxH}	200 A
i_{smaxHL}	50 A	i_{smaxLH}	200 A
i_{smaxLL}	50 A	i_{smaxHH}	200 A
i_{maxL}	100 A	i_{maxH}	500 A
V_{minL}	1140 V	$\dot{V}_{sHavgmax}$	100 V/s
V_{maxH}	10 V	$V_{sHavgmax}$	770 V
V_{maxL}	1160 V	i_{maxL}	2.76×10^6 A/s
$V_{sHavgmin}$	570 V	i_{maxH}	2.75×10^6 A/s

3. Simulation Study

The simulations are conducted using a grid-connected DFIG model [36,37] driven by the WP 1.5-MW wind turbine model [38–40]. The parameters of the DFIG are listed in Table 2. The hub height of wind turbine is 84 m. The rated wind speed is about 12 m/s. The blade length is 33.25 m and the maximum blade chord is 8% of blade radius [43].

Table 2. Parameters of the 1.5-MW doubly fed induction generator (DFIG) model [36,37].

DFIG Parameters	Values
Frequency	60 Hz
Pole pairs	3
Magnetizing inductance	2.9 p.u.
Stator resistance	0.023 p.u.
Stator inductance	0.18 p.u.
Rotor type	Wound
Rotor resistance	0.016 p.u.
Rotor inductance	0.16 p.u.
Inertia	0.685 p.u.

The NREL FAST (Fatigue, Aerodynamics, Structures, and Turbulence) code [38] is used to simulate dynamic responses of the turbine. FAST takes aerodynamics, control and electrical (servo) dynamics, and structural (elastic) dynamics of the turbine into account. FAST is interfaced with Matlab/Simulink through a Simulink S-Function block. During simulations, this block calls the FAST Dynamic Library, which has integrated all the FAST modules [38] and is compiled as a dynamic-link-library (DLL).

NREL TurbSim [41] is utilised to generate stochastic, full-field, and turbulent wind flows for simulation studies. The International Electro-technical Commission (IEC) Kaimal spectral model [44,45] in Turbsim is applied to generate the wind condition as shown in Figure 6a, with the category A (most turbulent) IEC NTM (normal turbulence model). The mean hub-height longitudinal wind speed

is 12 m/s. Note that the average sampling frequency of the LF-VIC controller is smaller than that of HF-VIC controller in the simulations, which are approximately 45 kHz and 100 kHz, respectively.




Figure 6. Wind input and performances of PVIC under normal grid operation.

The voltage filtering performances of two configurations are compared: a 15 mF DC-link capacitor and a PVIC as in Figure 4, where the total capacitance of C , C_{sL} and C_{sH} is 15 mF. Tables 3 and 4 list the parameters of the electronic components in PVIC and control parameters of PVIC, respectively.

Table 3. Parameters of the electronic components in PVIC (see Figure 4).

Components in PVIC	Configuration
C	7 mF
C_{sL}	6 mF
C_{sH}	2 mF
C_{sn}	1 nF
L_L	10 μ H
L_H	10 μ H

Table 4. Control parameters of the PVIC.

Parameters	Values	Parameters	Values
V_{ref}	1150 V	ϵ	0.5
V_{srefL}	670.5 V	V_{srefH}	670.5 V
k_1	5×10^{-5}	k_2	6×10^{-6}
k_3	2.5×10^{-5}	k_4	-2.5×10^{-2}
D_{pow_up}	0.3	f_{pow_up}	30 kHz
k_P	0.0169	k_I	0.0225
f_l	120 Hz	f_c	60 Hz

Firstly, the simulation is conducted without grid disturbance under the turbulent wind input (see Figure 6). Figure 6a,b demonstrate the turbulent wind input and the DC-link voltage stabilised by DC-link capacitor and PVIC. Figure 6c,d illustrate the SoC of PVIC (i.e., V_{s_L} and V_{s_H}). It is clear that when there is no grid disturbance, both configurations can stabilise the DC-link voltage V to its reference, and PVIC reduces about 30% of the voltage fluctuations compared with the equivalent DC-link capacitor (see Figure 6b), which is mainly achieved by HF-VIC controller to suppress the high-frequency ripple due to the fast switching of two converters. The SoC of the LF-VIC and HF-VIC are successfully controlled to the vicinity of their references by the charge control schemes explained in Section 2.

Then, the simulations are conducted under four types of grid disturbances with the same turbulent wind input (Figure 6a). The first case is the frequency variation. In reality, the frequency, as a key factor to judge the power quality, is allowed to vary within a very narrow range during normal operation. Here, we test the performance of the PVIC and a DC-link capacitor under a one-second large sinusoidal grid frequency variation with an amplitude of 1 Hz and a period of 0.5 s. Figure 7a,c show this grid condition and the performances of PVIC and DC-link capacitor. Note that the V_{lf} and V_{hf} of the DC-link voltage are obtained according to (1).

The second type of the tested grid disturbances is the balanced three-phase voltage sag and swell. This is one of the most common power disturbances, which is usually caused by abrupt reduction or increase in loads. The grid voltage is altered four times by ± 0.15 p.u. and each change is kept for 15 grid cycles (250 ms) (see Figure 7b,d).

The third case of the disturbance test is the harmonics. In reality, a small range of harmonics due to the nonlinear loads, transformer magnetisation nonlinearities, rectification, etc. is allowed in the power system, which may introduce the high-frequency ripple to DC-link voltage. We inject a combination of a negative-sequence 1st order harmonic (with the magnitude of 0.1 p.u.) and negative-sequence 3rd order harmonic (with the magnitude of 0.1 p.u. and phase shift of 35°), lasting for 1 s. Figure 8a,c show this grid condition and the voltage filtering performance.

Finally, we combine the above frequency variation and harmonic disturbances as the fourth case. That is, both high-frequency and low-frequency ripples are introduced to the DC-link voltage. The grid condition and the voltage filtering performance are shown in Figure 8b,d.

From Figures 7 and 8, it is clear that the PVIC achieves 10–20 times smaller variations in the DC-link voltage than the equivalent DC-link capacitor during these tested grid disturbances. This is because the oscillations in the DC-link voltage are transferred into the capacitors C_{s_L} and C_{s_H} of the PVIC. The same conclusion can be obtained under other grid conditions, such as unbalanced voltage sag and swell, the phase shift in voltage, different harmonic injections, frequency steps variations, or the combinations of some of these faults.




Figure 7. (a) shows frequency variation and three-phase grid voltage and current; (b) describes the grid voltage magnitude variation and three-phase grid voltage and current; (c) illustrates voltage filtering performance (V , V_{lf} , V_{hlf}) of DC-link capacitor and PVIC, and PVIC's state of charge (V_{sL} , V_{sH}) under the grid conditions of (a); (d) exhibits the voltage filtering performance (V , V_{lf} , V_{hlf}) of DC-link capacitor and PVIC, and PVIC's state of charge (V_{sL} , V_{sH}) under the grid conditions of (b).




Figure 8. (a) shows the three-phase grid voltage and current when there is negative sequence 1st order harmonic (with magnitude of 0.1 p.u.) and negative sequence 3rd order harmonic (with magnitude of 0.1 p.u. and phase shift of 35°) injected; (b) demonstrates the frequency variation, three-phase grid voltage and current when the situations in Figure 7a and (a) both occur; (c) describes voltage filtering performance (V , V_{lf} , V_{hf}) of DC-link capacitor and PVIC, and PVIC's state of charge (V_{sL} , V_{sH}) under the grid conditions of (a); (d) displays voltage filtering performance (V , V_{lf} , V_{hf}) of the DC-link capacitor and PVIC, and PVIC's state of charge (V_{sL} , V_{sH}) of under the grid conditions of (b).

4. Conclusions

We have introduced the concept of parallel virtual infinite capacitor (PVIC), which refers to a low-frequency (LF) virtual infinite capacitor (VIC) and a high-frequency (HF) VIC working on a common DC link and sharing one capacitor. It is meant to suppress voltage ripple in a wider frequency band than what one VIC could achieve. The low frequency ripple is regulated by a sliding mode controller, and a PI controller is applied to maintain the LF-VIC within its operating range. Another sliding mode controller is applied to suppress high-frequency fluctuations while at the same time keeping the HF-VIC's state of charge within the normal range. The PVIC has been applied to replace the DC-link capacitor between two back-to-back converters in a grid-connected DFIG wind turbine system. The simulations were conducted under normal grid operation and four types of grid disturbances with turbulent wind (frequency variation, three-phase voltage sag and swell, harmonics and frequency variation with harmonics). The results indicate that the PVIC provides outstanding ripple suppression performance regardless of the low-frequency and high-frequency fluctuations, individually or together. In comparison with an equivalent DC-link capacitor, the PVIC reduces the DC-link voltage ripple by about 30% during normal grid operation, and approximately 10–20 times during the tested grid disturbances. The PVIC can also be applied to other systems that have a large capacitor for voltage filtering, such as PFC, photovoltaic power generators, vehicle chargers, etc.

Author Contributions: S.L. made the major contribution. All the other authors contributed equally to this paper.

Funding: The visits of G.W. to the UK were supported by a fellowship from the Leverhulme Trust.

Conflicts of Interest: The authors declare no conflict of interest.

References

1. Kötzt, R.; Carlen, M. Principles and applications of electrochemical capacitors. *Electrochim. Acta* **2000**, *45*, 2483–2498. [[CrossRef](#)]
2. Burke, A. Ultracapacitors: Why, how, and where is the technology. *J. Power Sources* **2000**, *91*, 37–50. [[CrossRef](#)]
3. Conway, B.E. *Electrochemical Supercapacitors: Scientific Fundamentals and Technological Applications*; Springer Science & Business Media: New York, NY, USA, 2013.
4. Cao, X.; Zhong, Q.C.; Ming, W.L. Ripple eliminator to smooth DC-bus voltage and reduce the total capacitance required. *IEEE Trans. Ind. Electron.* **2015**, *62*, 2224–2235. [[CrossRef](#)]
5. Zhong, Q.C.; Ming, W.L.; Cao, X.; Krstic, M. Control of ripple eliminators to improve the power quality of DC systems and reduce the usage of electrolytic capacitors. *IEEE Access* **2016**, *4*, 2177–2187. [[CrossRef](#)]
6. Chen, M.; Afridi, K.K.; Perreault, D.J. Stacked switched capacitor energy buffer architecture. *IEEE Trans. Power Electron.* **2013**, *28*, 5183–5195. [[CrossRef](#)]
7. Ni, Y.; Pervaiz, S.; Chen, M.; Afridi, K.K. Energy density enhancement of stacked switched capacitor energy buffers through capacitance ratio optimization. *IEEE Trans. Power Electron.* **2017**, *32*, 6363–6380. [[CrossRef](#)]
8. Xia, Y.; Ayyanar, R. Adaptive DC link voltage control scheme for single phase inverters with dynamic power decoupling. In Proceedings of the 2016 IEEE Energy Conversion Congress and Exposition (ECCE), Milwaukee, WI, USA, 18–22 September 2016; pp. 1–7.
9. Qin, S.; Lei, Y.; Barth, C.; Liu, W.C.; Pilawa-Podgurski, R.C. A high power density series-stacked energy buffer for power pulsation decoupling in single-phase converters. *IEEE Trans. Power Electron.* **2017**, *32*, 4905–4924. [[CrossRef](#)]
10. Sun, Y.; Liu, Y.; Su, M.; Xiong, W.; Yang, J. Review of active power decoupling topologies in single-phase systems. *IEEE Trans. Power Electron.* **2016**, *31*, 4778–4794. [[CrossRef](#)]
11. Cai, W.; Jiang, L.; Liu, B.; Duan, S.; Zou, C. A power decoupling method based on four-switch three-port DC/DC/AC converter in DC microgrid. *IEEE Trans. Ind. Appl.* **2015**, *51*, 336–343. [[CrossRef](#)]
12. Hu, H.; Harb, S.; Kutkut, N.; Batareah, I.; Shen, Z. A review of power decoupling techniques for microinverters with three different decoupling capacitor locations in PV systems. *IEEE Trans. Power Electron.* **2013**, *28*, 2711–2726. [[CrossRef](#)]

13. Yona, G.; Weiss, G. The virtual infinite capacitor. *Int. J. Control* **2017**, *90*, 78–89. [[CrossRef](#)]
14. Yona, G.; Weiss, G. Zero-voltage switching implementation of a virtual infinite capacitor. In Proceedings of the 2015 IEEE 5th International Conference on Power Engineering, Energy and Electrical Drives (POWERENG), Riga, Latvia, 11–13 May 2015; pp. 157–163.
15. Lin, J.; Weiss, G. Plug-and-play realization of the virtual infinite capacitor. In Proceedings of the 2017 International Symposium on Power Electronics (Ee), Novi Sad, Serbia, 19–21 October 2017.
16. Kassakian, J.; Schlecht, M.; Verghese, G. *Principles of Power Electronics*; Addison-Wesley: Reading, MA, USA, 1992; Chapter 6.
17. Lin, S.; Lin, J.; Weiss, G.; Zhao, X. Control of a virtual infinite capacitor used to stabilize the output voltage of a PFC. In Proceedings of the 2016 IEEE International Conference on the Science of Electrical Engineering (ICSEE), Eilat, Israel, 16–18 November 2016.
18. Lin, J.; Weiss, G. The Virtual Infinite Capacitor-Based Active Submodule for MMC. In Proceedings of the 2016 IEEE International Conference on the Science of Electrical Engineering (ICSEE), Eilat, Israel, 16–18 November 2016.
19. Lin, S.; Qi, P.; Lin, J.; Zhao, X.; Weiss, G.; Ran, L. Experimental ripple suppression performance of a virtual infinite capacitor. In Proceedings of the 2017 International Conference on Applied Electronics (AE), Pilsen, Czech Republic, 5–6 September 2017.
20. Edwards, C.; Spurgeon, S. *Sliding Code Control: Theory and Applications*; CRC Press: Boca Raton, FL, USA, 1998.
21. Perruquetti, W.; Barbot, J.P. *Sliding Mode Control in Engineering*; CRC Press: Boca Raton, FL, USA, 2002.
22. Utkin, V. Variable structure systems with sliding modes. *IEEE Trans. Autom. Control* **1977**, *22*, 212–222. [[CrossRef](#)]
23. Utkin, V.; Guldner, J.; Shi, J. *Sliding Mode Control in Electro-Mechanical Systems*; CRC Press: Boca Raton, FL, USA, 2009.
24. Tan, S.C.; Lai, Y.M.; Tse, C.K. *Sliding Mode Control of Switching Power Converters: Techniques and Implementation*; CRC Press: Boca Raton, FL, USA, 2011.
25. Tan, S.C.; Lai, Y.M.; Chi, K.T. General design issues of sliding-mode controllers in DC–DC converters. *IEEE Trans. Ind. Electron.* **2008**, *55*, 1160–1174.
26. Wai, R.J.; Shih, L.C. Design of voltage tracking control for DC–DC boost converter via total sliding-mode technique. *IEEE Trans. Ind. Electron.* **2011**, *58*, 2502–2511. [[CrossRef](#)]
27. Alaa, H.; Eric, B.; Pascal, V.; Guy, C.; Gerard, R. Sliding mode control of boost converter: Application to energy storage system via supercapacitors. In Proceedings of the 2009 13th European Conference on Power Electronics and Applications, Barcelona, Spain, 8–10 September 2009.
28. Gee, A.; Robinson, F.V.; Dunn, R.W. Sliding-mode control, dynamic assessment and practical implementation of a bidirectional buck/boost DC-to-DC converter. In Proceedings of the 14th European Conference on Power Electronics and Applications (EPE 2011), Birmingham, UK, 30 August–1 September 2011.
29. World Wind Energy Association, Wind Power Capacity Reaches 539 GW, 52.6 GW Added in 2017. Available online: <http://www.wwindea.org/2017-statistics/> (accessed on 22 June 2018).
30. Global Wind Energy Council, Global Wind Report, Annual Market Update 2017. Available online: <http://files.gwec.net/files/GWR2017.pdf> (accessed on 22 June 2018).
31. Polinder, H.; Ferreira, J.A.; Jensen, B.; Abrahamsen, A.; Atallah, K.; McMahon, R. Trends in wind turbine generator systems. *IEEE J. Emerg. Sel. Top. Power Electron.* **2013**, *1*, 174–185. [[CrossRef](#)]
32. Mohammadi, J.; Afsharnia, S.; Vaez-Zadeh, S. Efficient fault-ride-through control strategy of DFIG-based wind turbines during the grid faults. *Energy Convers. Manag.* **2014**, *78*, 88–95. [[CrossRef](#)]
33. Yao, J.; Li, H.; Liao, Y.; Chen, Z. An improved control strategy of limiting the DC-link voltage fluctuation for a doubly fed induction wind generator. *IEEE Trans. Power Electron.* **2008**, *23*, 1205–1213.
34. Hu, Y.; Zhu, Z.Q.; Odavic, M. An improved method of DC bus voltage pulsation suppression for asymmetric wind power PMSG systems with a compensation unit in parallel. *IEEE Trans. Energy Convers.* **2017**, *32*, 1231–1239. [[CrossRef](#)]
35. Onge, X.F.S.; McDonald, K.; Richard, C.; Saleh, S.A. A new multi-port active DC-link for PMG-based WECSs. In Proceedings of the 2018 IEEE/IAS 54th Industrial and Commercial Power Systems Technical Conference (I&CPS), Niagara Falls, ON, Canada, 7–10 May 2018.

36. Miller, N.W.; Price, W.W.; Sanchez-Gasca, J.J. *Dynamic Modeling of GE 1.5 and 3.6 Wind Turbine-Generators*; Technical Report, GE-Power Systems Energy Consulting; General Electric International, Inc.: Schenectady, NY, USA, 2003.
37. Miller, N.W.; Sanchez-Gasca, J.J.; Price, W.W.; Delmerico, R.W. Dynamic modeling of GE 1.5 and 3.6 MW wind turbine generators for stability simulations. In Proceedings of the 2003 IEEE Power Engineering Society General Meeting (IEEE Cat. No.03CH37491), Toronto, ON, Canada, 13–17 July 2003; Volume 3, pp. 1977–1983.
38. Jonkman, J.; Buhl, M.L. *Fast User's Guide*; NREL Technical Report; National Renewable Energy Laboratory: Golden, CO, USA, 2005.
39. Singh, M.; Muljadi, E.; Jonkman, J.; Gevorgian, V.; Girsang, I.; Dhupia, J. *Simulation for Wind Turbine Generators—With FAST and MATLAB-Simulink Modules*; Technical Report; National Renewable Energy Laboratory (NREL): Golden, CO, USA, 2014.
40. Malcolm, D.; Hansen, A. *WindPACT Turbine Rotor Design Study: June 2000–June 2002 (Revised)*; Technical Report; National Renewable Energy Laboratory (NREL): Golden, CO, USA, 2006.
41. Jonkman, B.J. *TurbSim User's Guide: Version 1.50*; Technical Report; National Renewable Energy Laboratory (NREL): Golden, CO, USA, 2009.
42. Conrad, M.; DeDoncker, R.W. Avoiding reverse recovery effects in super junction MOSFET based half-bridges. In Proceedings of the 2015 IEEE 6th International Symposium on Power Electronics for Distributed Generation Systems (PEDG), Aachen, Germany, 22–25 June 2015.
43. Rinker, J.; Dykes, K. *WindPACT Reference Wind Turbines*; National Renewable Energy Laboratory (NREL): Golden, CO, USA, 2018. Available online: <https://www.nrel.gov/docs/fy18osti/67667.pdf> (accessed on 22 June 2018).
44. International Electrotechnical Commission. *Wind Turbine Generator Systems—Part 1: Safety Requirements*, 2nd ed.; Technical Report, IEC 61400-1; International Electrotechnical Commission: Geneva, Switzerland, 1999.
45. International Electrotechnical Commission. *Wind Turbine Generator Systems—Part 1: Safety Requirements*, 3rd ed.; Technical Report; International Electrotechnical Commission: Geneva, Switzerland, 2005.



© 2018 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<http://creativecommons.org/licenses/by/4.0/>).