

Article

Applying the Taguchi Method for Investigating the Phase-Locked Loop Dynamics Affected by Hybrid Storage System Parameters

Mostafa Ahmadzadeh *, Saeedollah Mortazavi and Mohsen Saniei

Department of Electrical Engineering, Faculty of Engineering, Shahid Chamran University of Ahvaz, Ahvaz 61357-43337, Iran; mortazavi_s@scu.ac.ir (S.M.); m.saniei@scu.ac.ir (M.S.)

* Correspondence: m.ahmadzadeh@mhriau.ac.ir; Tel.: +98-913-253-5199

Received: 12 November 2017; Accepted: 10 January 2018; Published: 17 January 2018

Abstract: Storage systems play an important role in performance of micro-grids. Storage systems may decrease fluctuations caused by periodic and unpredictable nature of distributed generation resource. Some micro-grids are connected to the network via a grid-interface converter. The phase-locked loop (PLL) is a commonly technique for the grid synchronization of network-connected converters. Various parameters affect the stability of PLL (including the network-side and microgrid-side parameters). The effect of the micro-grid-side parameters on the stability of the PLL has not been studied so far. In this paper, the stability of PLL influenced by microgrid-side parameters has been evaluated after a detailed analytical modeling of micro-grid components (including the production power fluctuations, energy storage system, microgrid-side loads, controller parameters etc.). This paper proposes two new stability analysis criteria for PLL affected by micro-grid and hybrid storage system parameters. Using proposed criteria for stability of PLL, optimized rate of micro-grid and hybrid storage system parameters are obtained using statistical methods (Taguchi approach). Finally, behavior of PLL affected by hybrid storage system is investigated. The simulation results and eigenvalues analysis confirm the theoretical analysis and proposed criteria.

Keywords: hybrid storage system parameters; new stability analysis criteria; optimized rate of micro-grid and hybrid storage system parameters; Taguchi approach; analytical modeling

1. Introduction

With increasing concern about environmental issues and the rising cost of energy resources, a great attention is focused to the use of distributed generation systems such as photovoltaic, wind, biogas, etc. [1]. Micro-grid is a small power system which employs a variety of distributed energy sources, to increase the reliability and power quality of power system. Micro-grids may operate in both of network-connected and islanding modes. In some micro-grids, particularly in network-connected applications; converting DC to AC power is performed using a single-phase or three-phase inverters [2–4].

In power converters connected to networks, the synchronization unit is one of the most important sectors in control systems. In these network-connected applications, PLLs are the most widely used synchronization techniques [5–9]. This may be due to the extra benefits of PLL such as simplicity of implementation and its reliability. Dynamic performance and stability of PLL may be influenced by various factors. In some previous papers [10–17], the effect of power quality indexes on the behavior of PLL has been discussed. In these papers, PLL performance affected by network voltage unbalance and harmonics has been investigated. In most of these papers, it has been attempted to design a better PLL to handle more network voltage distortions and harmonics [11–16]. However, none of these cases have considered the interaction between the PLL and the microgrid-side parameters, which could be a potential for the instability of the PLL.

References [7,10], have proposed control systems for converters in network-connected applications. In these papers have been shown that the performance of such systems can be imperiled by the non-linear performance of PLL. Related issues to instability of PLL have been investigated in [8,17]. Reported issues in these papers show that these unstable conditions happen under a weak network (network with large impedance). Reference [18,19], have studied the PLL instability under island conditions without further discussion. The effects of changes in network impedance on the dynamics of PLL are described in [8]. This article analyses the impact of network impedance on small signal stability of a three-phase phase-locked loop. Reference [20], offers a small-signal modeling approach to predict the low-frequency behavior of the network synchronization loop in systems with several parallel inverters.

The stability of PLL in network-connected applications is affected by different factors already discussed in various articles. In most of these studies, microgrid-side factors (generation units, energy storage system, loads, etc.) are considered as a constant current or voltage source [8,21–23]. This means that the effect of the Micro-grid components dynamic on the stability of grid-interface converter and its' PLL is not studied so far. Similar to the effect of network-side factors on the grid-interface converter stability, dynamics of micro-grid components also play a role in the stability of the grid-interface converter and, in particular, the stability of its' PLL. A detailed analytical modeling of micro-grid components, including production power fluctuations, energy storage system, the micro-grid load, etc. is done in this paper. Moreover, the stability of PLL is evaluated under different parameters of micro-grid and hybrid storage system. Two new stability analysis criteria for the PLL affected by micro-grid parameters is presented. Finally, through proposed criteria for stability analysis of PLL, the optimized rate of micro-grid and network parameters are obtained using statistical methods (Taguchi approach) and then, the stability analysis of PLL affected by hybrid storage system parameters is investigated. Simulation study is done in MATLAB software area. Simulation results confirm the theoretical analysis and proposed criteria.

2. Modeling and Control of Studied Micro-Grid

Figure 1, shows the schematic of a micro-grid along with the grid-interface converter. In this Figure, the inverter is connected to the DC bus. The DC bus is modeled with a capacitor with capacitance C_{eq} .

In this study, a micro-grid composed of distributed generation sources, a hybrid storage system (batteries and super-capacitors) with a grid -interface bi-directional converter, DC and AC loads, grid-interface converter and energy management system are considered.

Figure 1a, is consist of a hybrid storage system and a current source. This current source represents the Differences between the load current and the current produced by distributed generation sources. Also, Figure 1a, shows the scheme of three phase converter connected to the grid through a LCL filter. (DC bus feeds grid-interface converter in Figure 1a)

In Figure 1, C_{sc} , R_p , R_s , L_{22} , L_{11} , R_{L2} , R_{L1} , i_{Gl} , Z_L , Z_{net} , u_{net} , L_1 , L_2 , C_{fil} , R_d , are the equivalent capacity of super-capacitor, the equivalent parallel resistance of super-capacitor, the equivalent series resistance of super-capacitor, the filter inductance of super-capacitor's converter, the filter inductance of battery's converter, The equivalent resistance of power losses related to the switches of super-capacitor's converter and the equivalent resistance of power losses related to the switches of battery's converter, the differences between the load current and the current produced by distributed generation sources, the local load impedance (ohmic load (R_L) parallel with inductive load (L_L)), the network (grid) impedance, the network (grid) voltage, the inverter-side inductance, the grid-side inductance, the filter capacitance and damping resistor, respectively.




Figure 1. Schematic of studied micro-grid: (a) the hybrid storage system and equivalent circuit of micro-grid (b) network-interface converter and local load.

2.1. Hybrid Storage System

A hybrid storage system, consisting of a battery, a super-capacitor and bidirectional power converters is used to maintain the DC bus voltage and to manage the energy of system. Input or output current of storage system can be controlled appropriately. The control system related to the hybrid storage system would be discussed in the next section. By assuming the insignificance of the switching losses and assuming ideal switches, the average model for hybrid storage system can be obtained from the following equations [24]:

$$\frac{d\bar{i}_b}{dt} = \frac{1}{L_{L1}} (\bar{u}_b - (1 - d_1)\bar{u}_{dc} - \bar{i}_b R_{L1}) \quad (1)$$

$$\frac{d\bar{i}_{sc}}{dt} = \frac{1}{L_{L2}} (\bar{u}_{sc} - (1 - d_2)\bar{u}_{dc} - \bar{i}_{sc} R_{L2}) \quad (2)$$

$$\frac{d\bar{u}_{sc}}{dt} = \frac{1}{C_{sc}} \left(\bar{u}_{sc} \left(-\frac{C_{sc} R_s}{L_{L2}} - \frac{1}{R_p} \right) + \bar{u}_{dc} \left(\frac{C_{sc} R_s (1 - d_2)}{L_{L2}} \right) - \bar{i}_{sc} \left(1 + \left(\frac{R_s}{R_p} \right) - \frac{C_{sc} R_s R_{L2}}{L_{L2}} \right) \right) \quad (3)$$

where $u_{sc}, u_b, i_{sc}, i_b, d_2, d_1$ are the super-capacitor voltage, the battery voltage, the super-capacitor current, the battery current, the duty cycle of super-capacitor's converter, the duty cycle of battery's converter, respectively.

2.2. The Controller of Micro-Grid and Grid-Side Converter

Figure 2 shows the proposed control system that its aim is to maintain the DC bus voltage u_{dc} by regulating the battery, the super-capacitor and the grid-interface converter currents. First, the instantaneous voltage u_{dc} is compared with its reference value. Its error passes from PI controller and the share of the battery, the super-capacitor and the grid-interface converter compensation gets determined. To specify the contribution of each of these elements to the compensation, various indicators could be considered. In this article, sudden changes in power system are compensated by a super-capacitor because, the super-capacitor has a high response speed (super-capacitor employment may also increase battery life). This means that the high frequency error terms would be compensated by the super-capacitor, lower frequency terms by the battery and the rest would be compensated by means of the grid-interface converter.




Figure 2. Proposed control system for hybrid storage system and network-interface converter.

The so-called frequency bandwidth is determined by a low-pass filter for the battery, a band-pass filter for grid-interface converter and the rest for the grid-interface converter. In this control system, $\tau_1, \tau_2, I^*_b, I^*_{sc}, i_{l1d}, I^*_{l1d}, i_{l1q}, I^*_{l1q}, i_{dis}, u^*_{dc}$ are the time constant of low-pass filter, the time constant of band-pass filter, the reference charging or discharging current of battery, the reference charging or discharging current of super-capacitor, the inverter d-component current in the inverter-side, the inverter d-component reference current in the inverter-side, the inverter q-component current in the inverter-side, the inverter q-component reference current in the inverter-side, the error current caused by the difference between the instantaneous and reference voltage of DC bus and the reference voltage of DC bus, respectively.

2.3. Small Signal Model of Studied Micro-Grid

According to (4), the small-signal model of system represents the amount of fluctuations of average variables around the operating point. In this Equation, the order of X, \tilde{x}, \bar{x} is the amount of average variable at the operating point, the small signal term of average variable and the average variable, respectively.

$$\bar{x} = X + \tilde{x} \quad (4)$$

Applying Equation (4) to all of the Equations corresponding to micro-grid's components (Due to the large number of the micro-grid's equations, the details have been ignored) and assume that the small signal term of the average variables and the changes of average variables (derivatives) at the operating point are insignificant, the network operating point would be achieved by solving the Equations. Due to nonlinearity of the average model, the obtained average model equations should be linearized around the operating point. The above linearization process will result in state Equations (5)–(9):

$$\frac{d\tilde{x}(t)}{dt} = A\tilde{x}(t) + B\tilde{u}(t) \quad (5)$$

$$\tilde{y}(t) = C\tilde{x}(t) + D\tilde{u}(t) \quad (6)$$

$$\tilde{x}(t) = \left[\tilde{i}_b, \tilde{i}_{sc}, \tilde{u}_{dc}, \tilde{i}_{l1d}, \tilde{i}_{l1q}, \tilde{i}_{l2d}, \tilde{i}_{l2q}, \tilde{i}_{LLd}, \tilde{i}_{LLq}, \tilde{u}_{cfild}, \tilde{u}_{cfilq}, \tilde{u}_{sc}, \tilde{u}_{pd}, \tilde{u}_{pq}, \tilde{C}, \tilde{\theta}_P \right] \quad (7)$$

$$\tilde{y}(t) = \left[\tilde{i}_b, \tilde{i}_{sc}, \tilde{u}_{dc}, \tilde{i}_{l1d}, \tilde{i}_{l1q}, \tilde{i}_{l2d}, \tilde{i}_{l2q}, \tilde{u}_{sc}, \tilde{u}_{pd}, \tilde{u}_{pq}, \tilde{C}, \tilde{\theta}_P \right] \quad (8)$$

$$\tilde{u}(t) = \left[\tilde{d}_1, \tilde{d}_2, \tilde{d}_d, \tilde{d}_q, \tilde{u}_{netd}, \tilde{u}_{netq}, i_{Gl} \right] \quad (9)$$

In the above Equations, $\tilde{x}(t)$, $\tilde{y}(t)$, \tilde{u} are the network state variable, the output vector and the input vector, respectively.

In this regard, the order of $\tilde{i}_{l2d}, \tilde{i}_{l2q}, \tilde{d}_d, \tilde{d}_q, \tilde{i}_{LLd}, \tilde{i}_{LLq}, \tilde{u}_{netd}, \tilde{u}_{netq}, \tilde{u}_{cfild}, \tilde{u}_{cfilq}, \tilde{u}_{pd}, \tilde{u}_{pq}, \tilde{C}, \tilde{\theta}_P$ are the inverter d-component current in the grid-side, the inverter q-component current in the grid-side, the d-component duty cycle of grid-interface converter, the q-component duty cycle of grid-interface converter, the d-component instantaneous current of local load, the q-component instantaneous current of local load, the d-component instantaneous voltage of network, the q-component instantaneous voltage of network, the d-component instantaneous voltage of filter capacitor, the q-component instantaneous voltage of filter capacitor, the d-component voltage measured by PLL, the q-component voltage measured by PLL, the angle of inverter current in the grid-side inverter.

3. Proposed Criteria for the Stability Analysis of PLL

Almost all PLLs are comprised of three basic parts: phase detector (PD), loop filter (LF) and voltage controlled oscillator (VCO) [5]. Figure 3, shows the overall structure of a conventional SRF-PLL. The phase angle of input signal is compared with the feedback of the output of oscillator and the error signal is produced proportional to the difference between the input and output phase angles. Phase detector output, consists of harmonic components, passed by the low-pass filter. Controlled output voltage of the loop filter (which is a function of frequency) enters into the oscillator and produces a phase output. The output signal (which is in the form of phase angle) goes back to the phase detector with a negative feedback. The output signal of oscillator is compared with the input; if their frequency were different, the output frequency of oscillator is changed to be equal with the input frequency. In this PLL, as seen in Figure 4, a three-phase input voltage (\tilde{u}_{pabc}) is transformed into the rotating frame (u_{pd}, u_{pq}) using Clarke and Park transformation.




Figure 3. Linear model of SRF-PLL [12].




Figure 4. SRF-PLL model [3].

Using a feedback loop, the angular position of dq framework is controlled in a way that one of the d or q voltage components is zero. Assuming that the network voltage $\tilde{u}_{net}(\theta_{net})$ is a vector that is rotating with a synchronous angle θ_{net} , hence the angle θ_P must match the angle θ_{net} to synchronize the inverter’s output current with network voltage.

According to the Park transformation matrix:

$$\begin{bmatrix} u_{pd} \\ u_{pq} \\ u_{p0} \end{bmatrix} = \frac{2}{3} \begin{bmatrix} \cos(\theta_p) & \cos(\theta_p - \frac{2\pi}{3}) & \cos(\theta_p + \frac{4\pi}{3}) \\ \sin(\theta_p) & \sin(\theta_p - \frac{2\pi}{3}) & \sin(\theta_p + \frac{4\pi}{3}) \\ \frac{1}{2} & \frac{1}{2} & \frac{1}{2} \end{bmatrix} \begin{bmatrix} u_{net} \cos(\theta_{net}) \\ u_{net} \cos(\theta_{net} - \frac{2\pi}{3}) \\ u_{net} \cos(\theta_{net} + \frac{2\pi}{3}) \end{bmatrix} \quad (10)$$

$$u_{pq} = u_{net} \sin(\theta_{net} - \theta_P) \quad (11)$$

According to the Equation (11), to match angle θ_P on the angle θ_{net} , the u_{pq} must be equal to zero. It should be noted that this compliance, in addition to maintaining synchronization between the output voltage of micro-grid and the voltage of main network will also contribute to the stability of PLL. (Because u_{pq} enters into the integrator, its non-zero value may lead to instability of PLL.) Therefore, the condition $u_{pq} = 0$ is considered to be as a proposed criterion for the stability of the PLL.

According to the Equation (6), the output current of inverter $\tilde{i}_{12}(\theta_P)$ has two components \tilde{i}_{12q} and \tilde{i}_{12d} that be obtained as follows:

$$\tilde{i}_{12d} = C_{61} \cdot \tilde{i}_b + C_{62} \cdot \tilde{i}_{sc} + \dots + C_{616} \cdot \tilde{\theta}_P + D_{61} \cdot \tilde{d}_1 + D_{62} \cdot \tilde{d}_2 + \dots + D_{67} \cdot i_{G1} \quad (12)$$

$$\tilde{i}_{12q} = C_{71} \cdot \tilde{i}_b + C_{72} \cdot \tilde{i}_{sc} + \dots + C_{716} \cdot \tilde{\theta}_P + D_{71} \cdot \tilde{d}_1 + D_{72} \cdot \dots + D_{77} \cdot i_{G1} \quad (13)$$

The order of $C_{61}, C_{62}, \dots, C_{716}, D_{61}, D_{62}, \dots, D_{77}$ are the elements of matrices C and D in state equations. According to the above relations and considering that output current of inverter is a vector, this current can be showed as follows:

$$\tilde{i}_{12}(\theta_P) = I_{12} e^{j\theta_P} \quad (14)$$

$$I_{l2} = \sqrt{\left(|\tilde{i}_{l2d}|^2 + |\tilde{i}_{l2q}|^2 \right)} \quad (15)$$

In Equation (14), I_{l2} and θ_P are the amplitude and the angle of output current of inverter, respectively. This angle was determined by the PLL. In Figure 5, it is assumed that the PLL position is after the inverter LCL filter. In this case, the voltage which the PLL measures (\tilde{u}_{pabc}) is affected by two factors: the network-side parameters and the micro-grid-side parameters. Also, it is assumed that Z_{net} and $\tilde{u}_{net}(\theta_{net})$ are the impedance and the voltage of the network, respectively. Therefore, the input voltage to the PLL will be as follows:

$$\tilde{u}_{pabc} = \tilde{u}_{mgrid} + \tilde{u}_{net} \quad (16)$$




Figure 5. Simplified equivalent circuit of studied micro-grid and grid-side converter.

In this regard, the order of \tilde{u}_{net} and \tilde{u}_{mgrid} is the voltage caused by network-side factors connected to the Micro-grid (the main grid) and the voltage caused by microgrid-side factors, respectively. As shown in Figure 5.

$$\tilde{u}_{mgrid} = \tilde{i}_{l2}(\theta_P) \cdot \frac{Z_L Z_{net}}{Z_L + Z_{net}} = \sqrt{\left(|\tilde{i}_{l2d}|^2 + |\tilde{i}_{l2q}|^2 \right)} \left| \frac{Z_L Z_{net}}{Z_L + Z_{net}} \right| e^{j(\theta_P + \varphi_P)} \quad (17)$$

$$\varphi_P = \text{Phase} \left(\frac{Z_L Z_{net}}{Z_L + Z_{net}} \right) \quad (18)$$

$$\tilde{u}_{net} = \tilde{u}_{net}(\theta_{net}) \cdot \frac{Z_L}{Z_L + Z_{net}} = |\tilde{u}_{net}| \left| \frac{Z_L}{Z_L + Z_{net}} \right| e^{j(\theta_{net} + \varphi_{net})} \quad (19)$$

$$\varphi_{net} = \text{Phase} \left(\frac{Z_L}{Z_L + Z_{net}} \right) \quad (20)$$

In above Equations, Z_L , Z_{net} , φ_{net} and φ_P are the local load impedance, the network impedance, the *phase* created by the existence of the network and load impedances in network frequency and the *phase* created by the existence of the network and load impedances in output angular frequency of PLL (ω_P), respectively.

$$K_{net}(\omega_{net}) = \left| \frac{Z_L(\omega_{net})}{Z_L(\omega_{net}) + Z_{net}(\omega_{net})} \right| \quad (21)$$

$$\varphi_{net}(\omega_{net}) = \text{Phase} \left(\frac{Z_L(\omega_{net})}{Z_L(\omega_{net}) + Z_{net}(\omega_{net})} \right) \quad (22)$$

$$K_P(\omega_P) = \left| \frac{Z_L(\omega_P) Z_{net}(\omega_P)}{Z_L(\omega_P) + Z_{net}(\omega_P)} \right| \quad (23)$$

$$\varphi_P(\omega_P) = \text{Phase} \left(\frac{Z_L(\omega_P) Z_{net}(\omega_P)}{Z_L(\omega_P) + Z_{net}(\omega_P)} \right) \quad (24)$$

Assuming that the network voltage $\tilde{u}_{net}(\theta_{net})$, is a vector that is spinning with a synchronous angle θ_{net} , the angle θ_P be coincident on the angle θ_{net} to make the output current of inverter synchronized with the network voltage. (Details is in Figure 6)

According to the Park transformation matrix:




Figure 6. Diagram of network voltage and measured voltage by PLL.

According to the Equation (11), to match angle θ_P on the angle θ_{net} , the u_q must be equal to zero. It should be noted that this compliance, in addition to maintaining synchronization between the output voltage of micro-grid and the voltage of main network, will also contribute to the stability of PLL (Because u_q enters into the integrator, its non-zero value may lead to instability of PLL). Based on Equations (17), (19) and Figure 7, u_{Pq} has two parts of u_{qnet} and u_{qmgrid} which are affected by the main network-side parameters and the microgrid- side parameters, respectively. In fact, it can be said that part u_{qmgrid} is a kind of annoying factor for the PLL that tries to help θ_P get away from θ_{net} . The remarkable thing about Equation (25) (annoying factor for the PLL stability) is that the amplitude and direction of inverter's output current, the local load type and the size of main network impedance may influence the PLL stability.

$$v_{qmgrid} = I_{l2} \cdot \sin(\varphi_P(\omega_P)) \cdot K_P \tag{25}$$




Figure 7. Block diagram of PLL, affected by network and micro-grid side factors.

Moreover, the part related to the main network-side parameters (u_{qnet}), tries to neutralize the effectiveness of micro-grid-side factors by setting of $\varphi_{net} + \theta_{net} - \theta_P$. Considering that the maximum amount of u_{qnet} is equal to $K_{net}u_{net}$, then if the amplitude of u_{qmgrid} is more than the maximum amount of u_{qnet} , no θ_P would be found to make u_q zero; this can disturb the stability of the PLL. Therefore, with regard to aforementioned, another stability index may be achieved for PLL as following:

PLL is stable if:

$$|u_{qmgrid}| < |u_{qnet}| \tag{26}$$

$$I_{l2} < \frac{|u_{net} \cdot K_{net}|}{|\sin(\varphi_P(\omega_P)) \cdot K_P|} \quad (27)$$

Therefore, in this section, two stability criteria ($up_q = 0$ and Equation (27)) for the PLL were obtained and in the next section, according to the mentioned stability criteria, the stability of PLL affected by network-side and grid-side factors would be examined.

4. Determining the Optimal Parameters of the Studied Micro-Grid by Taguchi Method

The Optimization Process is one of the most important activities in today's competitive industry. The high cost of research and development projects has necessitated the exploitation of experiment design methods to determine the impressive factors on processes with the least number of tests. Methods of experiment design have widely been used in the past two decades to achieve this goal. Compared with other commonly-used methods such as full factorial design, fractional factorial, Latin Squares, etc., Taguchi experimental design method, in addition to having this role, has found much wider applicability because of being more comprehensive in some parts of the industry [25]. Taguchi method may be considered as a statistical method to optimize and improve the quality of each process.

In some cases, the traditional experimental designs are very complicated and sometimes infeasible. When the number of parameters in a process is large, a great number of experiments (simulations) are required to optimize the parameters of the experimental design method. Taguchi method uses a specific orthogonal array to resolve this problem and investigate all parameters by using a few tests (simulations). Taguchi method is widely used in engineering analysis with the aim of obtaining information about the behavior of a process [26–30]. The biggest advantages of this method include saving the number of experiments (simulations), saving the time, reducing the costs, etc.

4.1. Testing and Analysis

The purpose of the study is to evaluate the effects of the micro-grid and hybrid storage system parameters on the stability of PLL. The study simultaneously aimed at determining the optimal values of these parameters to improve the stability of PLL and thereby improve the stability of the network-side converter. For this purpose, C_{eq} , L_{11} , C_{sc} , L_{22} , i_{Gl} , τ , L_2 , L_1 , C_f , R_L , L_L , z_{net} are considered as micro-grid electrical parameters and z_{net} as the main network parameter. In contrast, $up_q = 0$ is determined as proposed PLL stability criterion and it is considered as the most important characteristic of the output process. Each regulatory parameter (micro-grid and network-side parameters) has been evaluated in three levels. Table 1 shows the regulatory parameters of the process along with their levels.

Table 1. Different levels of process variables.

Parameter	Level 1	Level 2	Level 3
L_{11}	0.1 mH	1 mH	10 mH
L_{22}	0.1 mH	1 mH	10 mH
C_{sc}	0.1 F	1 F	3 F
C_{eq}	0.1 mF	1 mF	10 mF
L_1	45 μ H	70 μ H	100 μ H
τ	0.50 s	5 s	10 s
R_L	2 Ω	5 Ω	10 Ω
L_2	45 μ H	70 μ H	100 μ H
C_{fil}	40 μ F	60 μ F	100 μ F
Z_{net}	10 Ω	40 Ω	90 Ω
L_L	30 mH	50 mH	70 mH
i_{Gl}	− 50 A	− 60 A	− 80 A

To achieve the aims of this study, a set of simulations data related to the process is required. According to the number of parameters and their levels, the total number of states (tests or simulations) is obtained from $n = L^K$. In this equation, n is the number of experiments, L is the number of levels and K is the number of considered parameters. In this study, there are 12 parameters in each of the 3 levels. Therefore, the total number of simulations will be equal to 531,441 tests (simulations). It is clear that carrying out this large number of tests is very time consuming. Moreover, it is not cost-effective. Therefore, Taguchi experimental design approach is used to collect the required data. Taguchi provides a practical approach regarding the quality control of manufacturing industries.

The main objectives of Taguchi method include determining the effect of each parameter on the output process and determining the optimal levels of these parameters. Taguchi method achieves these goals by analyzing simulations data which have been collected in predetermined terms. In this study, experiments have been designed by Minitan17 software. Taguchi suggests an L_{27} orthogonal array for 12 input factors and 3 levels.

Resultantly, 27 simulative tests were performed according to the levels shown in Table 2 and the amount of u_{pq} was measured through the simulation of the mentioned micro-grid (Figure 1) in MATLAB software. The measured value of u_{pq} is provided in column 14 in Table 2.

Table 2. Output result of simulation for measurement of v_{pq} .

Simulation Number	L_1	L_2	L_{11}	L_{22}	C_{eq}	C_{fil}	R_L	L_L	C_{sc}	Z_{net}	θ	i_{Gl}	v_{pq}	S/N
1	1	1	1	1	1	1	1	1	1	1	1	1	0.0714	18.5776
2	1	1	1	1	2	2	2	2	2	2	2	2	0.2857	09.8591
3	1	1	1	1	3	3	3	3	3	3	3	3	0.5000	06.0206
4	1	2	2	2	1	1	1	2	2	2	3	3	0.1176	17.1272
5	1	2	2	2	2	2	2	3	3	3	1	1	0.3319	08.9442
6	1	2	2	2	3	3	3	1	1	1	2	2	0.2184	12.2950
7	1	3	3	3	1	1	1	3	3	3	2	2	0.1638	14.7938
8	1	3	3	3	2	2	2	1	1	1	3	3	0.0504	20.0000
9	1	3	3	3	3	3	3	2	2	2	1	1	0.2647	10.8818
10	2	1	2	3	1	2	3	1	2	3	1	2	0.3025	09.0329
11	2	1	2	3	2	3	1	2	3	1	2	3	0.2268	12.0412
12	2	1	2	3	3	1	2	3	1	2	3	1	0.1260	15.7031
13	2	2	3	1	1	2	3	2	3	1	3	1	0.0840	18.3156
14	2	2	3	1	2	3	1	3	1	2	1	2	0.2731	10.2544
15	2	2	3	1	3	1	2	1	2	3	2	3	0.1848	13.9795
16	2	3	1	2	1	2	3	3	1	2	2	3	0.2815	09.8699
17	2	3	1	2	2	3	1	1	2	3	3	1	0.0294	22.1026
18	2	3	1	2	3	1	2	2	3	1	1	2	0.1176	16.9054
19	3	1	3	2	1	3	2	1	3	2	1	3	0.2689	10.4574
20	3	1	3	2	2	1	3	2	1	3	2	1	0.1680	14.0500
21	3	1	3	2	3	2	1	3	2	1	3	2	0.0924	18.0618
22	3	2	1	3	1	3	2	2	1	3	3	2	0.1638	14.1372
23	3	2	1	3	2	1	3	3	2	1	1	3	0.2521	11.2133
24	3	2	1	3	3	2	1	1	3	2	2	1	0.0040	49.1186
25	3	3	2	1	1	3	2	3	2	1	2	1	0.0966	17.8219
26	3	3	2	1	2	1	3	1	3	2	3	2	0.0084	30.9031
27	3	3	2	1	3	2	1	2	1	3	1	3	0.1974	13.0964

4.2. The Signal to Noise Ratio Analysis

Signal to noise ratio, represents the sensitivity of the studied characteristic to Input factors in a controlled process [27–31]. The optimum condition is detected by determining the effect of each input factor on output Characteristic. From the perspective of the characteristic of the output process, it can be divided into three categories: the less is the better (smaller is better), the closer to nominal amount is the better (nominal is better) and the bigger is the better (larger is better). Taguchi has offered different equations to calculate the signal to noise ratio in terms of the relevance of the desired Characteristic to any of the three mentioned groups [25,32]. In general, the highest ratio (S/N) is

always desirable in each test. The output measured in this study is u_{pq} which is placed in the category the smaller is better. Therefore, the following equation is used to calculate the signal to noise ratio.

$$\frac{S}{N} = -10 \log_{10} \left(\frac{1}{n} \sum_{i=1}^n (y_i)^2 \right) \quad (28)$$

In above equation, n is the frequency of each test and y_i is i -th measured output. Signal to noise ratio is calculated for each of the 27 experiments performed using the equation mentioned above and is shown in the last column in Table 2. In this study, each of the tests was done only once and thus, n is equal to one.

4.3. Analysis of Results for Determining of Optimal Parameters

Because in the Taguchi experiments, only some parts of the possible cases are tested, to ensure the accuracy of the final results, appropriate statistical methods should be used. Analysis of variance is a statistical method that calculates the degree of confidence and determines the contribution percentage of each variable on the output process. Then, the statistical analysis conducted on the results of the experiments (simulations) in micro-grid for the PLL stability are provided. Table 3, shows the analysis of variance for q-axis component of the voltage measured by the PLL (u_{pq}). This analysis has been carried out based on a confidence level of 95% (uncertainty 5%).

Table 3. Result of analysis of variance of signal to noise ratio.

Parameter	DF	Adj SS	Adj MS	F Value	p Value	p (%)
R_L	2	0.03144	0.015721	4.32	0.039	8.05
L_1	2	0.03845	0.019224	5.28	0.023	10.25
τ	2	0.04537	0.022686	6.23	0.014	12.04
L_L	2	0.05327	0.026634	7.32	0.008	14.03
C_{eq}	2	0.03845	0.019224	5.28	0.023	10.25
i_{Gl}	2	0.04576	0.022882	6.29	0.013	12.16
C_{sc}	2	0.04535	0.022675	6.23	0.014	12.04
Z_{net}	2	0.03846	0.019229	4.56	0.034	9.03
C_{fil}	2	0.001634	0.000817	2.40	0.294	4.35
L_2	2	0.000670	0.000335	0.98	0.504	1.84
L_{22}	2	0.000493	0.000246	0.72	0.58	1.32
L_{11}	2	0.000591	0.000301	0.87	0.510	1.52
Error	2	0.03667	0.003056	-	-	3.12
Total	26	0.376196	-	-	-	100

Columns 2–7 in the Table 3 show the degrees of freedom (DF) for each parameter, the sum of squares (seq SS), the adjusted sum of squares (Adj SS), the average sum of squares (Adj MS), F statistic, p statistic and the effect of each input parameter on the desired output ($p\%$), respectively. p statistics is used to determine the significant influence of each parameter on the output. According to the analysis which was based on 95% confidence level, if p value for each parameter is less than 0.05, it would be indicative of the significant influence of each parameter on the output. As is shown in the Table 3, p value is less than 0.05 for some parameters.

Table 3, shows the effect of each micro-grid and main grid parameter on the q-axis component of the voltage measured by the PLL (u_{pq}) and thus the stability of PLL. It is clear that the inductive local load (with inductance L_L) has the greatest impact on the stability of PLL by more than 14 percent. Other parameters are in order of importance i_{Gl} , τ , C_{sc} , L_1 , C_{eq} , Z_{net} , R_L , C_{fil} , L_2 , L_{11} , L_{22} . In the present study, the amount of signal to noise (S/N) was calculated for the results of all the tests using Equation (28). Then, the mean value of the signal to noise ratio was obtained for each level of each parameter tested. Figure 8, shows the mean signal to noise ratio for each of the 12 adjustment parameters in the u_{pq} . As mentioned earlier, high levels of signal to noise ratio are always desirable.

Therefore, based on the mean signal to noise ratio of each adjustment parameter, it is possible to determine their optimal levels. According to Figure 6, the best levels for the parameters of the micro-grid and network to achieve the best stability of the grid-side converter and the PLL stability is in Table 4.




Figure 8. Mean of signal to noise ratio.

Table 4. Optimal levels for micro-grid and network parameters to achieve the best stability of the PLL.

Parameter	Level	Optimal Value
L_{11}	3	10 mH
L_{22}	1	0.1 mH
C_{sc}	3	3 F
C_{eq}	3	10 mF
L_1	3	100 μ H
τ	3	10 s
R_L	3	10 Ω
L_2	3	100 μ H
C_{fil}	3	100 μ F
Z_{net}	1	10 Ω
L_L	3	70 mH
i_{GI}	1	-20 A

According to the Result of variance analysis of signal to noise ratio (Table 3) and mean of signal to noise ratio (Figure 8), it is clear that the inductive local load (with inductance L_L) has the greatest impact on the stability of PLL by more than 14 percent. Other parameters are in order of importance i_{GI} , τ , C_{sc} , L_1 , C_{eq} , z_{net} , R_L , C_{fil} , L_2 , L_{11} , L_{22} . The eigenvalues of micro-grid's state matrix (in Equation (5)) for the optimal values of micro-grid parameters are given in Table 5.


Table 5. Eigenvalues of micro-grid's state matrix for optimal values of micro-grid parameters.

State Variables	Eigenvalues
\tilde{i}_b	$-32.91 + 26.07i$
\tilde{i}_{sc}	$-18.72 + 10.00i$
\tilde{u}_{dc}	$-131.62 - 100.34i$
\tilde{i}_{1d}	$-131.62 + 100.34i$
\tilde{i}_{1q}	$-150.06 - 95.87i$
\tilde{i}_{2d}	$-150.06 + 95.87i$
\tilde{i}_{2q}	-99.05
\tilde{i}_{LLd}	-185.13
\tilde{i}_{LLq}	-245.95
\tilde{u}_{cfild}	$-15.53 - 37.12i$
\tilde{u}_{sc}	$-15.53 + 37.12i$
\tilde{u}_{pd}	$-2.32 - 10.48i$
\tilde{u}_{pq}	$-2.32 + 10.48i$
\tilde{C}	$-85.12 - 38.14i$
$\tilde{\theta}_p$	$-85.12 + 38.14i$

The indicated Eigenvalues in Table 5 show that the studied micro-grid and also the PLL of grid-interface converter are stable for the micro-grid's optimal parameters.

Also, for confirmation of the obtained results from the analysis of the Eigenvalues and the proposed stability criteria of PLL, the studied micro-grids simulated for optimal values of micro-grid and network parameters.

According to the Figure 9, the Voltage v_q is equal to zero for all the time and this shows that the PLL is stable for optimal parameters of micro-grid and network (according to proposed stability criteria of PLL $u_{pq} = 0$).

**Figure 9.** Voltage v_q measured by PLL, affected by optimal levels for micro-grid and network parameters.

Now, the stability of PLL is examined for determined optimal values of micro-grid and network parameters by the second proposed Stability criterion in (27).

$$\varphi_P = \frac{\pi}{2} - \tan^{-1} \left(-\frac{R_L + L_L \cdot \omega_P + L_L \cdot \omega_P \cdot Z_{net}}{(Z_{net} \cdot R_L)} \right) = 3.11 \text{ rad} \quad (29)$$

$$I_{l2} < \frac{|u_{net} \cdot K_{net}|}{|\sin(\varphi_P(\omega_P)) \cdot K_P|} = \frac{230}{|10 \sin(\varphi_P(\omega_P))|} = 60.3104 \quad (30)$$

The Equation (30) implies that only the parameters that lead to the injection of the output current I_{l2} less than 60.3144 amperes, ensure the PLL stability. According to the proposed criterion, it is clear that the PLL would be unstable for larger output current of inverter (I_{l2}), larger network impedances (Z_{net}) and larger reactive loads ($\varphi_P(\omega_P)$). The inverter output current I_{l2} for optimal values of micro-grid and network parameters has simulated in Figure 10, it is clear that mentioned

current has satisfied the New Stability criterion and therefore, the PLL is stable for optimal values of micro-grid and network parameters. As shown, PLL is stable according to the stability criteria for the optimal parameters of micro-grid and main network. Now for more reviews, the Output frequency of PLL, DC bus voltage and super-capacitor current has simulated in Figures 11–13, respectively.




Figure 10. Inverter output current I_{L2} , affected by optimal levels for micro-grid and network parameters.




Figure 11. Output frequency of PLL, affected by optimal levels for micro-grid and network parameters.




Figure 12. DC bus voltage, affected by optimal levels for micro-grid and network parameters.




Figure 13. Super-capacitor current, affected by optimal levels for micro-grid and network parameters.

Figure 11, shows that the output frequency of the PLL is constant and equal to 60 Hz for all the times. This issue is evidence of the PLL stability. Figure 12 shows that for optimal values of micro-grid

parameters, the DC bus voltage is stable and equal to 600 volts. That means, in addition to the PLL stability, the micro-grid is also stable.

As previously mentioned, toward increasing the battery life and also because the super-capacitor has a high response speed, sudden changes in power are compensated by a super-capacitor. This means that the high frequency error terms would be compensated by the super-capacitor, lower frequency terms by the battery and the rest would be compensated by means of the grid-interface converter. As shown in Figure 13, the sudden power changes in the micro-grid has compensated by the super-capacitor and indicate that the optimal super-capacitor capacity has been correctly selected. It should be noted that, as stated in the previous section, in this study it has been assumed that the battery compensates a pre-specified current of about 10 amperes.

5. Assessing the Effect of Hybrid Storage System's Parameters on PLL Stability

As mentioned above, the time constant of low-pass filter (τ) and the equivalent capacity of super-capacitor (C_{sc}) have great impact on the stability of PLL by more than 12 percent and it is in the third degree of importance (according to Table 3). According to the Result of variance analysis of signal to noise ratio (Table 3) and mean of signal to noise ratio (Figure 8) it is clear that by increasing the values of time constant and equivalent capacity of super-capacitor, the stability of PLL improves and, naturally, the stability of the PLL for the smaller values is imperiled.

5.1. Impact of the Time Constant of Low-Pass Filter (τ) on PLL Stability

In order to evaluate the effect of the time constant of low pass filter on the stability of PLL, it is assumed that the share of compensated current by battery has been pre-specified (about 10 amperes). In this case, the control system determines only the share of the super-capacitor and the grid-interface converter. As mentioned earlier, the share of each storage element and grid-interface converter is determined by adjusting the bandwidth of each filter. Since it is assumed that the share of compensated current by battery has been pre-specified, only a low-pass filter with transfer function $\frac{K}{1+s\tau}$ is used until the low-frequency terms of i_{dis} is compensated by the grid-interface converter and the rest by the super-capacitor. In Figures 9–13, the studied micro-grid was simulated for optimal micro-grid parameters. In fact, simulations were performed for the best parameters (best conditions). Now, to show the effect of each of the mentioned parameters, the studied micro-grid is simulated for the worst conditions. To investigating the effect of time constant of low-pass filter on PLL stability, the Simulations are performed for $\tau = 0.5$ s. Since the time constant of low-pass filter has reduced from optimal value (10 s) to 0.5 s, so a larger share of the current is compensated by the converter. As shown in Figure 14, the Inverter output current I_{l2} has exceeded from the value specified in Equation (30) and has led to the instability of the PLL. Since the Inverter output current I_{l2} has exceeded from the stability limit, therefore, the v_q also exceeds from zero value. This problem has shown in Figure 15 and confirms that both stability criteria have been violated and as a result, the PLL has been instable. According to the above mentioned, the output frequency of the PLL is also not stable, which is shown in Figure 16.




Figure 14. Output current I_{l2} f or $\tau = 0.5$ s.




Figure 15. Voltage v_q measured by PLL for $\tau = 0.5$ s.




Figure 16. Output frequency of PLL for $\tau = 0.5$ s.

5.2. Impact of the Equivalent Capacity of Super-Capacitor (C_{sc}) on the PLL Stability

To investigating the effect of equivalent capacity of super-capacitor on PLL stability, the capacity value has considered the worst conditions ($C_{sc} = 0.1$ F). The eigenvalues of studied micro-grid's state matrix (in Equation (5)) for $C_{sc} = 0.1$ F are given in Table 6.

Table 6. Eigenvalues of micro-grid's state matrix for $C_{sc} = 0.1$.

State Variables	Eigenvalues
\tilde{i}_b	$-54.11 + 294.64i$
\tilde{i}_{sc}	$-127.54 - 74.01i$
\tilde{u}_{dc}	$131.62 + 100.34i$
\tilde{i}_{1d}	$-24.73 + 95.87i$
\tilde{i}_{1q}	$-24.73 - 95.87i$
\tilde{i}_{2d}	$15.06 + 95.87i$
\tilde{i}_{2q}	-9.05
\tilde{i}_{LLd}	$-15.13 - 10.15i$
\tilde{i}_{LLq}	$-15.13 + 10.15i$
$\tilde{u}_{cfil d}$	$-12.76 - 93.98i$
\tilde{u}_{sc}	$-12.76 + 93.98i$
\tilde{u}_{pd}	-24.23
\tilde{u}_{pq}	6.53
\tilde{C}	$9.04 - 18.42i$
$\tilde{\theta}_p$	$9.04 + 18.42i$

The indicated Eigenvalues in Table 6 show that the studied micro-grid and also the PLL of grid-interface converter are unstable for $C_{sc} = 0.1$ F.

Also, for confirmation of the obtained results from the analysis of the Eigenvalues and the proposed stability criteria of PLL, the studied micro-grids simulated for $C_{sc} = 0.1$ F.

In this case, given that the equivalent capacity of the super-capacitor has decreased from its optimal value (3 F) to 0.1 F and also because the time constant is 10 s, a significant current passes from the super-capacitor. Therefore, the super-capacitor voltage increases substantially, which makes the PLL instable.

The resulting simulations in Figures 17–20 confirms the obtained results from the analysis of the Eigenvalues and the proposed stability criteria of PLL.




Figure 17. Output current I_{L2} for $C_{sc} = 0.1$ F.




Figure 18. Super-capacitor current, affected by optimal levels for $C_{sc} = 0.1$ F.




Figure 19. Voltage v_q measured by PLL for $C_{sc} = 0.1$ F.




Figure 20. Output frequency of PLL for $C_{sc} = 0.1$ F.

6. Conclusions

In this paper, two new stability analysis criteria for the PLL affected by parameters of micro-grid and hybrid storage system are presented. The optimal values of micro-grid and hybrid storage system parameters to improve the stability of PLL and thereby the stability of the network-side converter was determined. The dynamic model of micro-grid was simulated in MATLAB software area. Taguchi approach was employed in order to determine the optimum levels of the micro-grid and hybrid storage system parameters. Moreover, variance analysis was used to prove the meaningful effect of these parameters on the output. Results of statistical analysis showed that some micro-grid and hybrid storage system parameters, which have been evaluated in this study, have significant effects on the PLL stability and thus the grid (network)—side converter stability. Finally, the PLL stability affected by hybrid storage system parameters was investigated. The simulation results and eigenvalues analysis confirmed the theoretical analysis and proposed criteria.

Acknowledgments: This work was supported by Department of Electrical Engineering, Faculty of Engineering, Shahid Chamran University of Ahvaz, Iran.

Author Contributions: Mostafa Ahmadzadeh proposed the original idea and carried out the simulations, Saeedollah Mortazavi carried out the main research tasks, Mohsen Saniei wrote the full manuscript and was supervisor.

Conflicts of Interest: The authors declare no conflict of interest.

Abbreviations

The following abbreviations are used in this manuscript:

R_{L1}	The equivalent resistance of power losses related to the switches of super-capacitor converter
R_{L2}	The equivalent resistance of power losses related to the switches of battery converter
φ_{net}	The phase created by the existence of the network and load impedances in network frequency
φ_P	The phase created by the existence of the network and load impedances in output Frequency of PLL
C_{eq}	The equivalent capacitance of DC bus
C_{sc}	The Equivalent capacity of super-capacitor
R_p	The Equivalent parallel resistance of super-capacitor
R_s	The Equivalent series resistance of super-capacitors
u_{sc}	The Super-capacitor voltage
u_b	The Battery voltage
i_{sc}	The super-capacitor current
i_b	The battery current
L_{22}	The inductance of output filter of super-capacitor converter
L_{11}	The inductance of output filter of battery converter
d_2	The duty cycle of super-capacitor converter
d_1	The duty cycle of battery converter
Z_{LL}	The local load impedance
Z_{net}	The network impedance
u_{net}	The network voltage
i_{Gl}	Differences between the load current and the current produced by distributed Generation sources
τ_1	The time constant of low-pass filter
τ_2	The time constant of band-pass filter
I^*_{11d}	d-Component reference current of grid-interface converter
i_{11d}	d-Component instantaneous current of grid-interface converter
I^*_{11q}	The component reference current of grid-interface converter
i_{11q}	The component instantaneous current of grid-interface converter
d_d	The d-component duty cycle of grid-interface converter
d_q	The q-component duty cycle of grid-interface converter
i_{dis}	The error current caused by the difference between the instantaneous and reference DC bus voltage
u^*_{dc}	The reference voltage of DC bus
θ_P	The angle of output current of grid-interface converter

References

1. Chowdhury, S.; Crossley, P. *Microgrids and Active Distribution Networks*; The Institution of Engineering and Technology: London, UK, 2009.
2. Messo, T.; Jokipii, J.; Suntio, T. Modeling the grid synchronization induced negative-resistor-like behavior in the output impedance of a three-phase photovoltaic inverter. In Proceedings of the 2013 4th IEEE International Symposium on Power Electronics for Distributed Generation Systems (PEDG), Rogers, AR, USA, 8–11 July 2013.
3. Badrzadeh, B. Power conversion systems for modern ac–dc power systems. *Int. Trans. Electr. Energy Syst.* **2012**, *22*, 879–906. [[CrossRef](#)]
4. Zheng, H.; Jiang, D.; Xu, F.; Yiqiao, L. Optimum configuration for AC/DC converters of DC distribution network. *Int. Trans. Electr. Energy Syst.* **2015**, *25*, 2058–2070. [[CrossRef](#)]
5. Golestan, S.; Monfared, M.; Freijedo, F.D.; Guerrero, J.M. Design and tuning of a modified power-based PLL for single-phase grid-connected power conditioning systems. *IEEE Trans. Power Electron.* **2012**, *27*, 3639–3650. [[CrossRef](#)]
6. Wen, B.; Boroyevich, D.; Mattavelli, P.; Shen, Z.; Burgos, R. Experimental verification of the Generalized Nyquist stability criterion for balanced three-phase ac systems in the presence of constant power loads. In Proceedings of the Energy Conversion Congress and Exposition (ECCE), Raleigh, NC, USA, 15–20 September 2012; pp. 3926–3933.
7. Barklund, E.; Pogaku, N.; Prodanovic, M.; Hernandez-Aramburo, C.; Green, T.C. Energy management in autonomous microgrid using stability-constrained droop control of inverters. *IEEE Trans. Power Electron.* **2008**, *23*, 2346–2352. [[CrossRef](#)]
8. Dong, D.; Wen, B.; Boroyevich, D.; Mattavelli, P.; Xue, Y. Analysis of phase-locked loop low-frequency stability in three-phase grid-connected power converters considering impedance interactions. *IEEE Trans. Ind. Electron.* **2015**, *62*, 310–321. [[CrossRef](#)]
9. Hu, S.H.; Lee, T.L.; Kuo, C.Y.; Guerrero, J.M. A Riding-through Technique for Seamless Transition between Islanded and Grid-Connected Modes of Droop-Controlled Inverters. *Energies* **2016**, *9*, 732. [[CrossRef](#)]
10. Ghartemani, M.K.; Khajehoddin, S.A.; Jain, P.K.; Bakhshai, A. Problems of startup and phase jumps in PLL systems. *IEEE Trans. Power Electron.* **2012**, *27*, 1830–1838. [[CrossRef](#)]
11. Lee, K.J.; Lee, J.P.; Shin, D.; Yoo, D.W.; Kim, H.J. A novel grid synchronization PLL method based on adaptive low-pass notch filter for grid-connected PCS. *IEEE Trans. Ind. Electron.* **2014**, *61*, 292–301. [[CrossRef](#)]
12. Gonzalez, F.; Garcerá, G.; Patrao, I.; Figueres, E. An adaptive control system for three-phase photovoltaic inverters working in a polluted and variable frequency electric grid. *IEEE Trans. Power Electron.* **2012**, *27*, 4248–4261. [[CrossRef](#)]
13. González, F.; Figueres, E.; Garcerá, G. An adaptive synchronous-reference-frame phase-locked loop for power quality improvement in a polluted utility grid. *IEEE Trans. Ind. Electron.* **2012**, *59*, 2718–2731. [[CrossRef](#)]
14. Golestan, S.; Ebrahimzadeh, E.; Guerrero, J.M.; Vasquez, J.C.; Blaabjerg, F. An adaptive least-error squares filter-based phase-locked loop for synchronization and signal decomposition purposes. *IEEE Trans. Ind. Electron.* **2017**, *64*, 336–346. [[CrossRef](#)]
15. Golestan, S.; Guerrero, J.M.; Abusorrah, A.; Al-Hindawi, M.M.; Al-Turki, Y. An adaptive quadrature signal generation-based single-phase phase-locked loop for grid-connected applications. *IEEE Trans. Ind. Electron.* **2017**, *64*, 2848–2854. [[CrossRef](#)]
16. Sun, G.; Li, Y.; Jin, W.; Bu, L. A Nonlinear Three-Phase Phase-locked Loop Based on Linear Active Disturbance Rejection Controller. *IEEE Access* **2017**, *5*, 21548–21556. [[CrossRef](#)]
17. Kim, B.H.; Sul, S.K. Stability-Oriented Design of Frequency Drift Anti-Islanding and Phase-Locked Loop Under Weak Grid. *IEEE J. Emerg. Sel. Top. Power Electron.* **2017**, *5*, 760–774. [[CrossRef](#)]
18. Thacker, T.; Burgos, R.; Wang, F.; Boroyevich, D. Single-phase islanding detection based on phase-locked loop stability. In Proceedings of the Energy Conversion Congress and Exposition, San Jose, CA, USA, 20–24 September 2009; pp. 3371–3377.
19. Kan, J.R.; Li, N.; Yao, Z.L.; Xue, Y.C.; Wu, D.C. Anti-islanding performance of grid-connected inverters based on frequency droop PLL. In Proceedings of the 7th International Power Electronics and Motion Control Conference (IPEMC), Harbin, China, 2–5 June 2012; Volume 3, pp. 2129–2133.

20. Dong, D.; Wen, B.; Mattavelli, P.; Boroyevich, D.; Xue, Y. Grid-synchronization modeling and its stability analysis for multi-paralleled three-phase inverter systems. In Proceedings of the 2013 Twenty-Eighth Annual Applied Power Electronics Conference and Exposition (APEC), Long Beach, CA, USA, 17–21 March 2013; pp. 439–446.
21. Sun, J. Impedance-based stability criterion for grid-connected inverters. *IEEE Trans. Power Electron.* **2011**, *26*, 3075–3078. [[CrossRef](#)]
22. Cespedes, M.; Sun, J. Impedance modeling and analysis of grid-connected voltage-source converters. *IEEE Trans. Power Electron.* **2014**, *29*, 1254–1261. [[CrossRef](#)]
23. Hejri, M.; Mokhtari, H.; Karimi, S.; Azizian, M. Stability and performance analysis of a single-stage grid-connected photovoltaic system using describing function theory. *Int. Trans. Electr. Energy Syst.* **2016**, *26*, 1898–1916. [[CrossRef](#)]
24. Zhang, Y.; Jiang, Z.; Yu, X. Small-signal modeling and analysis of battery-supercapacitor hybrid energy storage systems. In Proceedings of the Power & Energy Society General Meeting, Calgary, AB, Canada, 26–30 July 2009; pp. 1–8.
25. Bryne, D.; Taguchi, S. Taguchi approach to parameter design. *Qual. Prog.* **1987**, *40*, 19–26.
26. Sener, B.; Kurtaran, H. Optimization of process parameters for rectangular cup deep drawing by the Taguchi method and genetic algorithm. *Mater. Test.* **2016**, *58*, 238–245. [[CrossRef](#)]
27. Athreya, S.; Venkatesh, Y.D. Application of Taguchi method for optimization of process parameters in improving the surface roughness of lathe facing operation. *Int. Refereed J. Eng. Sci.* **2012**, *1*, 13–19.
28. Karna, S.K.; Singh, R.V.; Sahai, R. Application of Taguchi method in process optimization. In Proceedings of the National Conference on Trends and Advances in Mechanical Engineering, YMCA University of Science & Technology, Faridabad, Haryana, India, 19–20 October 2012.
29. Liao, H.T.; Shie, J.R.; Yang, Y.K. Applications of Taguchi and design of experiments methods in optimization of chemical mechanical polishing process parameters. *Int. J. Adv. Manuf. Technol.* **2008**, *38*, 674–682. [[CrossRef](#)]
30. Tarng, Y.S.; Yang, W.H. Application of the Taguchi method to the optimization of the submerged arc welding process. *Mater. Manuf. Process.* **1998**, *13*, 455–467. [[CrossRef](#)]
31. Hascalik, A.; Caydas, U. Optimization of turning parameters for surface roughness and tool life based on the Taguchi method. *Int. J. Adv. Manuf. Technol.* **2008**, *38*, 896–903. [[CrossRef](#)]
32. Li, L.; Lv, J.; Chen, W.; Wang, W.; Zhang, X.; Xie, G. Application of Taguchi method in the optimization of swimming capability for robotic fish. *Int. J. Adv. Robot. Syst.* **2016**, *13*, 102. [[CrossRef](#)]



© 2018 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<http://creativecommons.org/licenses/by/4.0/>).