# 1 V Electronically Tunable Differential Difference Current Conveyors Using Multiple-Input Operational Transconductance Amplifiers 

<br>1 Department of Telecommunications Engineering, School of Engineering, King Mongkut's Institute of Technology Ladkrabang, Bangkok 10520, Thailand; montree.ku@kmitl.ac.th<br>2 Department of Microelectronics, Brno University of Technology, Technická 10, 60190 Brno, Czech Republic<br>3 Faculty of Biomedical Engineering, Czech Technical University in Prague, nám. Sítná 3105, 27201 Kladno, Czech Republic<br>4 Department of Electrical Engineering, Brno University of Defence, Kounicova 65, 66210 Brno, Czech Republic; lukas.langhammer@unob.cz<br>5 Department of Electrical Engineering, Czestochowa University of Technology, 42-201 Czestochowa, Poland; kulej@el.pcz.czest.pl<br>* Correspondence: khateb@vutbr.cz

Citation: Kumngern, M.; Khateb, F.; Kulej, T.; Langhammer, L. 1 V Electronically Tunable Differential Difference Current Conveyors Using Multiple-Input Operational Transconductance Amplifiers. Sensors 2024, 24, 1558. https://doi.org/ 10.3390/s24051558

Received: 25 January 2024
Revised: 21 February 2024
Accepted: 26 February 2024
Published: 28 February 2024


Copyright: © 2024 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https:// creativecommons.org/licenses/by/ 4.0/).


#### Abstract

This paper presents electronically tunable current conveyors using low-voltage, low-power, multiple-input operational transconductance amplifiers (MI-OTAs). The MI-OTA is realized using the multiple-input bulk-driven Metal Oxide Semiconductor transistor (MIBD-MOST) technique to achieve minimum power consumption. The MI-OTA also features high linearity, a wide input range, and a simple Complementary Metal Oxide Semiconductor (CMOS). Thus, high-performance electronically tunable current conveyors are obtained. With the MI-OTA-based current conveyor, both an electronically tunable differential difference current conveyor (EDDCC) and a second-generation electronically tunable current conveyor (ECCII) are available. Unlike the conventional differential difference current conveyor (DDCC) and second-generation current conveyor (CCII), the current gains of the EDDCC and ECCII can be controlled by adjusting the transconductance ratio of the current conveyors. The proposed EDDCC has been used to realize a voltage-to-current converter and current-mode universal filter to show the advantages of the current gain of the EDDCC. The proposed current conveyors and their applications are designed and simulated in the Cadence environment using $0.18 \mu \mathrm{~m}$ TSMC (Taiwan Semiconductor Manufacturing Company) CMOS technology. The proposed circuit uses $\pm 0.5 \mathrm{~V}$ of power supply and consumes $90 \mu \mathrm{~W}$ of power. The simulation results are presented and confirm the functionality of the proposed circuit and the filter application. Furthermore, the experimental measurement of the EDDCC implemented in the form of a breadboard connection using a commercially available LM13700 device is presented.


Keywords: second-generation current conveyor (CCII); differential difference current conveyor (DDCC); operational transconductance amplifier (OTA); voltage-to-current converter; current-mode universal filter

## 1. Introduction

In the last decade, more and more attention has been paid to the current-mode technique in electronic circuit design. This technique can offer advantages in certain applications in terms of high-speed operation, bandwidth, accuracy, and simplified signal processing. Arithmetic operations, such as the addition, subtraction, and multiplication of signals in current forms are simpler compared to voltage-mode circuits. In other words, the addition and subtraction of signals in voltage forms based on operational amplifiers (op-amps) suffer from many passive resistors [1]. Moreover, current-mode circuits can be designed almost exclusively using current-mode devices because they do not need high current gain
or high-precision passive elements. For example, an op-amp-based inverting amplifier offers a high-precision transfer function when there is high voltage gain (infinite for the ideal case) and high-precision passive elements are available [1].

Second-generation current conveyors (CCII) [2] are well-known active devices for realizing current-mode circuits, such as current-mode filters [3-6], current-mode oscillators [7-10], and current-mode rectifiers [11-13]. Furthermore, there are several current conveyors available according to the open literature, such as differential difference current conveyors (DDCC) [14], differential voltage current conveyors (DVCC) [15], fully differential current conveyors (FDCCII) [16], and fully balanced second-generation current conveyors (FBCCII) [17]. These current conveyors [14-17] are designed to enhance performance in terms of holding the input signals and/or output signals in differential forms.

Nowadays, CMOS active devices operating with low supply voltage and power consumption are of interest because they are required for applications in portable electronics, sensors, and biomedical systems. Power consumption is also a key parameter for researchers in the design of conventional electronic circuits. Focusing on current conveyors, low-voltage and low-power current conveyors are available according to the open literature, i.e., CCII in [18-20], DDCC in [21,22], FDCCII in [23-25], and FBCCII in [26-28].

A conventional CCII usually has three terminals ( $x-y$ - $y$, and $z$-terminals) [2], and its terminal relationships are $\mathrm{v}_{\mathrm{y}}=\mathrm{v}_{\mathrm{x}}$ and $\mathrm{i}_{\mathrm{z}}=\mathrm{i}_{\mathrm{x}}$. It should be noted that the voltage and current gains of a conventional CCII are equal to one. To increase the functionality of the CCII by offering electronic tuning of the current gain between the $x$ - and z-terminals, electronically tunable CCIIs (ECCIIs) have been proposed [29-36]. In [29], the ECCII was first designed using an op-amp and an operational transconductance amplifier (OTA). ECCIIs can also be implemented using bipolar technology [30,31] and CMOS technology [32-34]. An electronically tunable differential difference current conveyor (EDDCC) was also proposed in $[35,36]$. The ECCIIs and EDDCCs are used as the basic building blocks of universal filters [37-40] and oscillators [41-47]. The current gain of the current conveyors can be used as a design parameter for applications, such as tuning the quality factor of the filters [37-39], adjusting the current gain of filter functions [40], selecting a single circuit to operate as either a filter or an oscillator [41], and controlling the condition of oscillation and/or the oscillator's frequency of oscillation [42-47]. It should be noted that the ECCII and EDDCC in [29-36] do not provide low-voltage and low-power operations, i.e., $\pm 1.5 \mathrm{~V}$ of supply voltage [33], $\pm 2.5 \mathrm{~V}$ of supply voltage [34,35], and $\pm 5 \mathrm{~V}$ of supply voltage [31,36]. Although the current conveyors in [18-28] provide low-voltage and low-power operations, the current gain between the $x$ - and z-terminals of these current conveyors is not provided.

Therefore, this paper presents low-voltage low-power current conveyors that offer current gain between the $x$ - and z-terminals. The electronically tunable current conveyors have been designed using low-voltage, low-power, multiple-input OTAs (MI-OTAs). The current gain of the proposed electronically tunable current conveyor can be controlled by adjusting the ratio of transconductances of the current conveyors. The MI-OTA is realized using the multiple-input bulk-driven MOS transistor (MIBD-MOST) technique to obtain minimum voltage supply and power consumption [48]. Recently, multiple-input OTAs have been utilized in many interesting applications that exhibit a minimal number of active elements, power supply, and reduced complexity [48,49]. By using a MI-OTA-based electronically tunable current conveyor, we can obtain an electronically tunable differential difference current conveyor (EDDCC) and an electronically tunable second-generation current conveyor (ECCII). The EDDCC has been used to realize the voltage-to-current (V-to-I) converter and current-mode universal filter. The performances of the proposed current conveyors and their applications were evaluated in the Cadence environment using $0.18 \mu \mathrm{~m}$ CMOS technology from TSMC. The proposed current conveyors use $\pm 0.5 \mathrm{~V}$ of power supply and consume $90 \mu \mathrm{~W}$ of power. The EDDCC has also been implemented in the form of a breadboard connection in order to perform experimental measurements. The proposed EDDCC can be used for voltage- and current-mode sensor applications or as a
conditioning circuit for processing biological signals that require low supply voltages and reduced power consumption.

The paper is organized as follows: Section 2 describes the structure of the MI-OTA and the proposed EDDCC. The applications of the EDDCC as a V-to-I converter and currentmode universal filter are shown in Section 3. The simulation results of the proposed ECCII, the V-to-I converter, and the universal filter are shown in Section 4. Section 5 describes the experimental measurement results of the EDDCC. Finally, Section 6 concludes the paper.

## 2. Proposed Electronically Tunable Current Conveyors

### 2.1. The Multiple-Input Operational Transconductance Amplifier

The symbol and the CMOS realization of the multiple-input OTA proposed in this work are shown in Figure 1a and 1b, respectively. The output current $I_{\text {out }}$ can be described by the following equation:

$$
\begin{equation*}
I_{\text {out }}=g_{m}\left(V_{+1}+V_{+2}-V_{-1}+V_{-2}\right) \tag{1}
\end{equation*}
$$

where $g_{m}$ is the small-signal transconductance.

(a)

(b)

Figure 1. MI-OTA (a) symbol and (b) realization using the MIBD-MOST technique.
Overall, the circuit can be considered as a folded cascode OTA, with the input bulkdriven differential pair $\mathrm{M}_{1}, \mathrm{M}_{2}$ linearized using the triode region transistors $\mathrm{M}_{1 \mathrm{~s}}$ and $\mathrm{M}_{2 \mathrm{~s}}$. A similar linearization technique was proposed by Krummenacher and Joehl [50] for a gate-driven transconductor operating in the strong inversion region. Figure 1 presents a BD counterpart of the circuit, operating in weak inversion, and with the input transistors replaced by multiple-input devices. Such a version of the input stage was first proposed and verified experimentally in [49].

The practical realization of multiple-input devices is shown in Figure 2. Note that multiple inputs were realized using a capacitive voltage divider/analog summer, composed of the capacitors $C_{B i}$. The large resistors $R_{M O S i}$, connected in parallel to the capacitors, are used to properly bias the bulk terminal of the transistor for DC. They are realized as an anti-parallel connection of two minimum-size MOS transistors operating in the cut-off region. Due to their high resistances, their impact on the voltage transfer function of the input divider can be neglected for working frequencies of $\omega>1 / C_{B i} R_{M O S i}$. In such a case, the AC voltage at the bulk terminal of the device can be expressed as follows:

$$
\begin{equation*}
V_{b}=\sum_{i=1}^{n} \beta_{i} V_{i} \tag{2}
\end{equation*}
$$

where n is the number of inputs and $\beta_{i}$ is the voltage gain of the input capacitive divider from $i$ th input. Neglecting second-order effects, $\beta_{i}$ can be expressed as follows:

$$
\begin{equation*}
\beta_{i}=\frac{C_{B i}}{\sum_{i=1}^{n} C_{B i}} \tag{3}
\end{equation*}
$$

Note that with identical $C_{B i}, \beta_{i}=1 / n$ for $i=1, \ldots, n$.

(a)

(b)

(c)

Figure 2. MIBD-MOST technique (a) symbol, (b) realization, and (c) $\mathrm{R}_{\text {MOS }}$ realization.
The MOS transistor with a capacitive input divider can be seen as a new active device called a bulk-driven multiple-input MOS transistor [48]. The use of such devices enables the realization of input signal summation (see Equation (1)) without the need for a second input stage, thus simplifying the overall structure and saving dissipated power.

Regarding the input stage of the OTA, its linearity depends on the parameter $k$, which is defined as follows:

$$
\begin{equation*}
k=\frac{(W / L)_{1 \mathrm{~s}, 2 \mathrm{~s}}}{(W / L)_{1,2}} \tag{4}
\end{equation*}
$$

The best linearity of the input stage is achieved for $k=0.5$ [49], i.e., the same value as for its GD counterpart operating in weak inversion [51]. This result does not depend on the value of the biasing current $\mathrm{I}_{\text {set }}$ if the operation in weak inversion is provided.

The rest of the OTA structure is rather conventional, with its cascode output stage $\mathrm{M}_{5}-\mathrm{M}_{12}$. The transistors $\mathrm{M}_{13}-\mathrm{M}_{18}$ are used for biasing purposes. All the transistors in the OTA circuit, except $\mathrm{M}_{1 \mathrm{~s}}$ and $\mathrm{M}_{2 \mathrm{~s}}$, should operate in the penthode region.

The small-signal transconductance of the OTA can be expressed as follows [49]:

$$
\begin{equation*}
g_{m}=\beta \cdot \eta \frac{4 k}{4 k+1} \cdot \frac{I_{s e t}}{n_{p} U_{T}} \tag{5}
\end{equation*}
$$

where $\eta=g_{m b 1,2} / g_{m 1,2}$ is the bulk-to-gate transconductance ratio of the input pair at the operating point, $\mathrm{n}_{\mathrm{p}}$ is the subthreshold slope factor for p -channel devices, $U_{T}$ is the thermal potential, and the other symbols are explained earlier.

As can be concluded from (5), the resulting transconductance is attenuated by the input capacitive divider and by the application of bulk-driven devices (note that both the capacitive divider gain $\beta$ and the bulk-to-gate transconductance ratio $\eta$ are less than unity). The transconductance is proportional to the biasing current $\mathrm{I}_{\text {set }}$, and thus can be linearly regulated by this current.

The relatively low value of the overall transconductance also decreases the voltage gain of the OTA. However, thanks to the high-resistance cascode output stage, the DC voltage gain of the OTA is maintained at a sufficient level as follows:

$$
\begin{equation*}
A_{V} \cong g_{m}\left[\left(g_{m 8} r_{d s 8} r_{d s 6}\right) \|\left(g_{m 10} r_{d s 10} r_{d s 12}\right)\right] \tag{6}
\end{equation*}
$$

The input capacitive divider, as well as the bulk-driven technique, extend the linear range of the OTA $1 /(\beta \eta)$ times. However, the input-referred noise is increased in the same proportion; thus, the dynamic range of the circuit remains unchanged as compared to its GD counterpart. Nevertheless, application of the bulk-driven technique, combined with an additional capacitive divider, simplifies the design of analog blocks in an ultra-low-voltage environment and avoids hard nonlinearities for a relatively large input voltage swing.

### 2.2. Proposed Electronically Tunable Current Conveyors

Figure 3a shows the symbol of the electronically tunable second-generation current conveyor (ECCII) and Figure 3b shows the electrical symbol of the electronically tunable differential difference current conveyor (EDDCC). The port characteristics of the ECCII and EDDCC can be expressed, respectively, as follows:

$$
\begin{gather*}
\left(\begin{array}{c}
I_{y} \\
V_{x} \\
I_{z}
\end{array}\right)=\left(\begin{array}{ccc}
0 & 0 & 0 \\
1 & 0 & 0 \\
0 & \pm k & 0
\end{array}\right)\left(\begin{array}{c}
V_{y} \\
I_{x} \\
V_{z}
\end{array}\right)  \tag{7}\\
\left(\begin{array}{c}
I_{y 1} \\
I_{y 2} \\
I_{y 3} \\
V_{x} \\
I_{z}
\end{array}\right)=\left(\begin{array}{ccccc}
0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 0 \\
1 & -1 & 1 & 0 & 0 \\
0 & 0 & 0 & \pm k & 0
\end{array}\right)\left(\begin{array}{c}
V_{y 1} \\
V_{y 2} \\
V_{y 3} \\
I_{x} \\
V_{z}
\end{array}\right) \tag{8}
\end{gather*}
$$

The characteristics of the ECCII and EDDCC are similar to the conventional CCII [2] and DDCC [14], except for the current gain between the $x$ - and z-terminals, which can be given by $k$.
(a)

(b)


Figure 3. The symbol of electronically tunable current conveyors (a) ECCII and (b) EDDCC.
Figure 4 shows the proposed EDDCC using MI-OTAs. This circuit can also work as an ECCII if the $y_{1}$-terminal is the input and the $y_{2}$ - and $y_{3}$-terminals are connected to ground. It can further work as an inverting ECCII if the $y_{2}$-terminal is the input and the $y_{1}$ - and $\mathrm{y}_{3}$-terminals are connected to ground.


Figure 4. Proposed EDDCC using MI-OTAs.
To explain the operation of the proposed EDDCC, it is assumed that all OTAs are identical. Using (1), the currents $I_{1}, I_{2}$, and $I_{3}$ in Figure 4 can be expressed as follows:

$$
\begin{gather*}
I_{1}=G_{m s e t 1}\left(V_{y 1}-V_{y 2}+V_{y 3}-V_{x}\right)  \tag{9}\\
I_{x}=G_{m s e t 2}\left(V_{a}-V_{x}\right)  \tag{10}\\
I_{z}=G_{m s e t 3}\left(V_{a}-V_{x}\right) \tag{11}
\end{gather*}
$$

The $\mathrm{OTA}_{2}$ of $G_{m s e t 2}$ is connected as a negative-feedback-like voltage follower (VF) circuit. Thus, $V_{a}=V_{x}$ and this voltage (i.e., $V_{a}=V_{x}$ ) is fed to the inverting input terminal
of OTA $1\left(G_{m s e t 1}\right)$. Therefore, this OTA $_{1}$ is also operated as a VF. The voltage relationship of the EDDCC in Figure 4 can be given as follows:

$$
\begin{equation*}
V_{x}=V_{y 1}-V_{y 2}+V_{y 3} \tag{12}
\end{equation*}
$$

The addition and subtraction voltage properties of the EDDCC can be obtained.
By substituting (10) into (11), the relationship of the currents $I_{x}$ and $I_{z}$ can be expressed as follows:

$$
\begin{gather*}
I_{z}=\left(\frac{G_{m \text { set } 3}}{G_{m \text { set } 2}}\right) I_{x}  \tag{13}\\
k=\frac{G_{m \text { set } 3}}{G_{m \text { set } 2}} \tag{14}
\end{gather*}
$$

Thus, the current gain of EDDCC can be varied by adjusting the ratio of $G_{m s e t 3} / G_{m s e t 2}$ $\left(G_{m s e t 3} / G_{m s e t 2}=k\right)$.

## 3. Applications of the EDDCC

### 3.1. V-to-I Converter Using EDDCC

Voltage-to-current (V-to-I) converters, the so-called transconductors, are useful basic building blocks for realizing analog filters, oscillators, gyrators, and instrumentation amplifiers; for examples see [52-56]. In this work, the proposed EDDCC has been used to realize the V-to-I converter as shown in Figure 5. The voltage input ( $V_{\text {ind }}=V_{\text {in+ }}-V_{\text {in- }}$ ) is converted to the output current $\left(I_{\text {out }}\right)$ by $R_{1}$ and the current gain can also be adjusted by the current gain $k$ of the EDDCC. The circuit can work as a single-ended V-to-I converter (non-inverting or inverting input) and a differential V-to-I converter. Using (8), the output current of the circuit in Figure 5 can be expressed as follows:

$$
\begin{equation*}
I_{o u t}=k\left(\frac{1}{R_{1}}\right) V_{i n d} \tag{15}
\end{equation*}
$$

where $k=G_{m s e t 3} / G_{m s e t 2}$ and $V_{\text {ind }}=V_{\text {in+ }}-V_{\text {in- }}$.


Figure 5. Applications of the EDDCC to V-to-I converter.

### 3.2. Current-Mode Universal Filter Using EDDCCs

To show the advantages of the current gain of the EDDCC, the EDDCC has been used to realize a current-mode universal filter as shown in Figure 6. The filter employs five EDDCCs, four resistors, and two capacitors. The output terminals possess a high impedance level, and the circuit uses grounded capacitors, which is convenient for the implementation of integrated circuits. The filtering functions can be achieved through the appropriate use of input signals and appropriate selection of output signals.

Using (8) and nodal analysis, the output currents $\mathrm{I}_{\mathrm{o} 1}$ and $\mathrm{I}_{\mathrm{o} 2}$ can be expressed as follows:

$$
\begin{gather*}
I_{o 1}=k_{5} \frac{-k_{2} k_{3} I_{1}+\left(k_{3} s C_{1} R_{T}+k_{1} k_{3}\right) I_{2}}{s^{2} C_{1} C_{2} R_{T} R_{3}+k_{1} s C_{2} R_{3}+k_{2} k_{3}}  \tag{16}\\
I_{o 2}=k_{4} \frac{k_{2} s C_{2} R_{3} I_{1}+k_{2} k_{3} I_{2}}{s^{2} C_{1} C_{2} R_{T} R_{3}+k_{1} s C_{2} R_{3}+k_{2} k_{3}}-I_{3} \tag{17}
\end{gather*}
$$

where $R_{T}=R_{1}=R_{2}=R_{4}$.


Figure 6. The proposed current-mode universal filter.
The variants of the current-mode universal filter's filtering functions are shown in Table 1. The proposed filter offers five standard filtering functions. Moreover, the current gains of LP and BP filters can be adjusted by $k_{4}$ and $k_{5}$ of $\mathrm{EDDCC}_{4}$ and EDDCC ${ }_{5}$.

Table 1. Obtaining variant filtering functions of the current-mode universal filter.

|  | Filtering Function | Input | Output | Condition | Gain |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LP | Inverting | $I_{1}$ | $I_{o 1}$ | - | $k_{5}$ |
|  | Non-Inverting | $I_{2}$ | $I_{o 2}$ | - | $k_{4}$ |
| HP | Inverting | $I_{1}=I_{2}=I_{3}$ | $I_{o 2}$ | $k_{4}=1$ | 1 |
| BP | Non-inverting | $I_{1}=I_{2}$ | $I_{o 1}$ | - | $k_{5}$ |
|  | Non-inverting | $I_{1}$ | $I_{o 2}$ | - | $k_{4}$ |
| BS | Inverting | $I_{1}=I_{3}$ | $I_{o 2}$ | $k_{4}=1$ | 1 |
| AP | Inverting | $I_{1}=I_{3}$ | $I_{o 2}$ | $k_{4}=2$ | 1 |

The natural frequency $\left(\omega_{0}\right)$ and quality factor $(Q)$ can be expressed as follows:

$$
\begin{align*}
& \omega_{0}=\sqrt{\frac{k_{2} k_{3}}{C_{1} C_{2} R_{T} R_{3}}}  \tag{18}\\
& Q=\frac{1}{k_{1}} \sqrt{\frac{k_{2} k_{3} C_{1} R_{T}}{C_{2} R_{3}}} \tag{19}
\end{align*}
$$

The natural frequency can be given by $R_{T}$ and $R_{3}$ (i.e., $R_{T}=R_{3}$ ) and the quality factor can be controlled independently and electronically by $k_{1}$ of EDDCC ${ }_{1}$. The current gains of LP outputs $I_{o 1}$ and $I_{o 2}$ can be controlled by $k_{5}$ and $k_{4}$, respectively. In the case of tuning $Q$ of the BP, the current gain will be equal to 1 if $k_{1}=k_{4}$ for output $I_{\mathrm{o} 2}$ or $k_{1}=k_{5}$ for output $I_{\mathrm{o} 1}$. The current gain of BP can be obtained if $k_{4}>k_{1}$ (or $k_{5}>k_{1}$ ).

### 3.3. Non-Ideal Analysis

Taking into account the non-idealities of the EDDCC, the relationship of the terminal voltages and currents can be rewritten as follows:

$$
\left(\begin{array}{c}
I_{y 1}  \tag{20}\\
I_{y 2} \\
I_{y 3} \\
V_{x} \\
I_{z}
\end{array}\right)=\left(\begin{array}{ccccc}
0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 0 \\
\alpha_{j 1} & -\alpha_{j 2} & \alpha_{j 3} & 0 & 0 \\
0 & 0 & 0 & \pm \beta_{j} k_{j} & 0
\end{array}\right)\left(\begin{array}{c}
V_{y 1} \\
V_{y 2} \\
V_{y 3} \\
I_{x} \\
V_{z}
\end{array}\right)
$$

where $\alpha_{j 1}=1-\varepsilon_{j 1 v}$ and $\varepsilon_{j 1 v}\left(\left|\varepsilon_{k 1 v}\right| « 1\right)$ denotes the voltage-tracking error from $V_{y 1}$ to $V_{x}$ of the $j$ th EDDCC, $\alpha_{j 2}=1-\varepsilon_{j 2 v}$ and $\varepsilon_{j 2 v}\left(\left|\varepsilon_{j 2 v}\right| \ll 1\right)$ denotes the voltage-tracking error from $V_{y 2}$ to $V_{x}$ of the $j$ th EDDCC, $\alpha_{j 3}=1-\varepsilon_{j 3 v}$ and $\varepsilon_{j 3 v}\left(\left|\varepsilon_{j 3 v}\right|<1\right)$ denotes the voltage-tracking error from $\mathrm{V}_{\mathrm{y} 3}$ to $\mathrm{V}_{\mathrm{x}}$ of the $j$ th EDDCC, and $\beta_{j}=1-\varepsilon_{i}$ and $\varepsilon_{i}\left(\varepsilon_{i} \ll 1\right)$ denotes the output current-tracking error of the $j$ th EDDCC.

Using (20), the denominator of the proposed filter becomes as follows:

$$
\begin{equation*}
s^{2} C_{1} C_{2} R_{T} R_{3}+k_{1} s C_{2} R_{3} \beta_{1}+k_{2} k_{3} \beta_{2} \beta_{3} \alpha_{12} \alpha_{21} \alpha_{31} \tag{21}
\end{equation*}
$$

The natural frequency and quality factor become as follows:

$$
\begin{gather*}
\omega_{o n}=\sqrt{\frac{k_{2} k_{3} \beta_{2} \beta_{3} \alpha_{12} \alpha_{21} \alpha_{31}}{C_{1} C_{2} R_{T} R_{3}}}  \tag{22}\\
Q_{n}=\frac{1}{\beta_{1} k_{1}} \sqrt{\frac{k_{2} k_{3} C_{1} R_{T} \beta_{2} \beta_{3} \alpha_{12} \alpha_{21} \alpha_{31}}{C_{2} R_{3}}} \tag{23}
\end{gather*}
$$

It follows from (22) and (23) that tracking errors change the natural frequency and the quality factor. However, it should be noted that the natural frequency can be easily compensated by adjusting $\mathrm{k}_{2}$ and $\mathrm{k}_{3}$ and the quality factor can be compensated by adjusting $\mathrm{k}_{1}$.

With respect to the parasitic parameters of the EDDCC on the current-mode universal filter, the parasitic impedances $R_{z}$ and $C_{z}$ at the z-terminal [5] are considered. From Figure 6, it can be seen that capacitor $C_{1}$ is in parallel with parasitic capacitances $C_{z 1}, C_{z 3}$ and parasitic resistances $R_{z 1}, R_{z 3}$ while capacitor $C_{2}$ is in parallel with parasitic capacitance $C_{z 2}$ and parasitic resistances $R_{z 2}$. The parasitic effects on the pole frequency of the filter can be avoided by choosing $C_{1} \gg C_{z 1}+C_{z 3}, C_{2} \gg C_{z 2}, R_{1} \ll R_{z 1} / / R_{z 3}$, and $R_{2} \ll R_{z 2}$.

## 4. Simulation Results

The proposed EDDCC and its applications were simulated in the Cadence Virtuoso System Design Platform using $0.18 \mu \mathrm{~m}$ CMOS technology from TSMC (Taiwan Semiconductor Manufacturing Company, Hsinchu Science Park, Taiwan). The aspect ratios of all MOS transistors of the MI-OTA in Figure 1 are listed in Table 2. The initial values of $I_{\text {set1 }}=I_{\text {set2 }}=5 \mu \mathrm{~A}$, while the values of $I_{\text {set3 }}$ were changed to adjust the current gain $k$ of the EDDCC.

Table 2. Parameters of the components of the MI-OTA.

| Transistor | $\mathbf{W} / \mathbf{L}(\mu \mathrm{m} / \mu \mathrm{m})$ |  |
| :---: | :---: | :---: |
| $\mathrm{M}_{1}-\mathrm{M}_{4}, \mathrm{M}_{13}-\mathrm{M}_{18}$ | $10 / 0.5$ |  |
| $\mathrm{M}_{1 \mathrm{~s}}, \mathrm{M}_{2 \mathrm{~s}}$ | $5 / 0.5$ |  |
| $\mathrm{M}_{5}-\mathrm{M}_{12}$ | $20 / 0.5$ |  |
| $\mathrm{M}_{\mathrm{R}}$ | $4 / 5$ |  |
|  |  |  |
| $\mathrm{~V}_{\mathrm{B} 1}=-300 \mathrm{mV}, \mathrm{V}_{\mathrm{B} 2}=200 \mathrm{mV}$ |  |  |

For the EDDCC in Figure 3b, the supply voltage was chosen to be $V_{D D}=-V_{S S}=0.5 \mathrm{~V}$, with the setting currents $\mathrm{I}_{\text {set } 1}=\mathrm{I}_{\text {set } 2}=\mathrm{I}_{\text {set } 3}=5 \mu \mathrm{~A}$. The power consumption of the EDDCC was $90 \mu \mathrm{~W}$. Figures $7-12$ show the simulation results of the EDDCC. Figure 7 shows the ideal and simulated DC voltage characteristics $V_{x}$ versus $V_{y 1}\left(V_{y 2}\right.$ and $V_{y 3}$ are grounded) and $V_{x}$ versus $\mathrm{V}_{\mathrm{y} 2}\left(\mathrm{~V}_{\mathrm{y} 1}\right.$ and $\mathrm{V}_{\mathrm{y} 3}$ are grounded) when $\mathrm{V}_{\mathrm{y} 1}$ and $\mathrm{V}_{\mathrm{y} 2}$ were swept from -0.5 V to 0.5 V . A good linearity is evident for $\mathrm{V}_{\mathrm{X}} / \mathrm{V}_{\mathrm{Y} 1}$ and $\mathrm{V}_{\mathrm{X}} / \mathrm{V}_{\mathrm{Y} 2}$ with the input voltage range $\pm 0.3 \mathrm{~V}$.


Figure 7. DC curves $V_{x}$ versus $V_{y 1}\left(V_{y 2}\right.$ and $V_{y 3}$ are grounded) and $V_{x}$ versus $V_{y 2}\left(V_{y 1}\right.$ and $V_{y 3}$ are grounded) showing the ideal and simulated input voltage range.


Figure 8. DC curves $I_{z}$ versus $I_{x}(a)$ with $k=1$ and (b) with different values of $k$.


Figure 9. Frequency responses of (a) voltage gain $V_{x} / V_{y 1}$ and (b) current gain $I_{z} / I_{x}$.


Figure 10. Frequency responses of (a) voltage gain $V_{x} / V_{y 1}$ and (b) current gain $I_{z} / I_{x}$ with PVT analysis.


Figure 11. The histogram of the low-frequency (a) voltage gain $V_{x} / V_{y 1}$ and (b) current gain $I_{z} / I_{x}$ with 1000 runs MC analysis.


Figure 12. Frequency response of the current gain $\mathrm{I}_{\mathrm{Z}} / \mathrm{I}_{\mathrm{X}}$ with different gain k .
Figure 8a shows the ideal and simulated DC current characteristics $\mathrm{I}_{\mathrm{z}}$ versus $\mathrm{I}_{\mathrm{X}}$ (with $\mathrm{k}=1$ ) when $\mathrm{I}_{\mathrm{X}}$ was swept from $-10 \mu \mathrm{~A}$ to $+10 \mu \mathrm{~A}$. The curves overlap in the range of $\pm 9 \mu \mathrm{~A}$. Figure 8 b shows the $\mathrm{I}_{\mathrm{z}}$ versus $\mathrm{I}_{\mathrm{x}}$ for different k with a constant $\mathrm{I}_{\text {set1,2 }}=5 \mu \mathrm{~A}$ and varied $I_{\text {set } 3}=(1.25,2.5,5,10,20,40) \mu \mathrm{A}$. The wide turnability of $\mathrm{I}_{\mathrm{z}}$ versus $\mathrm{I}_{\mathrm{x}}$ is evident.

The simulated frequency responses of the voltage gain $\mathrm{V}_{\mathrm{x}} / \mathrm{V}_{\mathrm{y} 1}$ and the current gain $\mathrm{I}_{\mathrm{z}} / \mathrm{I}_{\mathrm{x}}$ are shown in Figure 9. The -3 dB bandwidths were 2.81 MHz and 1.58 MHz , and the low-frequency gains were -33.6 mdB and $-76 \mu \mathrm{~dB}$ for the voltage $\mathrm{V}_{\mathrm{x}} / \mathrm{V}_{\mathrm{y} 1}$ and current $\mathrm{I}_{\mathrm{z}} / \mathrm{I}_{\mathrm{x}}$ gains, respectively. It is worth noting here that a compensation capacitor of 2 pF was connected between the input of $\mathrm{G}_{\mathrm{mset} 2}$ to obtain a flat magnitude response of the current gain. Without this compensation capacitor, the peak is around 6 dB .

Process, voltage, temperature (PVT) corners were used to confirm the robustness of the design. The process transistor corners were fast-fast, fast-slow, slow-fast, and slow-slow;
the process MIM capacitor corners were fast-fast and slow-slow; the voltage supply corners were $= \pm 10 \%\left(\mathrm{~V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}\right)$; and the temperature corners were $-20^{\circ} \mathrm{C}$ and $60^{\circ} \mathrm{C}$. The results for the frequency responses of the voltage gain $V_{x} / V_{y 1}$ and current gain $I_{z} / I_{x}$ are shown in Figure 10. The -3 dB bandwidths were in range of ( 2.66 to 3 ) MHz and ( 1.49 to 1.72 ) MHz , and the low-frequency gains were in range of $(-62.8$ to 21.2$) \mathrm{mdB}$ and $(-124.6$ to 79.9$) \mu \mathrm{dB}$ for the voltage $\mathrm{V}_{\mathrm{x}} / \mathrm{V}_{\mathrm{y} 1}$ and current $\mathrm{I}_{\mathrm{z}} / \mathrm{I}_{\mathrm{x}}$ gains, respectively. As is evident, the variations are within the acceptable range.

Monte Carlo (MC) analysis was used to perform the statistical analysis to estimate parametric yield and generate information about the performance characteristic of the frequency voltage gain $V_{x} / V_{y 1}$ and current gain $I_{z} / I_{x}$ of the EDDCC. Figure 11 shows the histogram of a 1000 run MC analysis, showing the mean value to be -187 mdB and -3 mdB , and the standard deviation to be 364 mdB and 434 mdB for the voltage and current gains, respectively.

The simulated frequency response of the current gain $I_{z} / I_{x}$ with a constant $I_{\text {set } 1,2}=5 \mu \mathrm{~A}$ and varied $\mathrm{I}_{\text {set } 3}=(1.25,2.5,5,10,20,40) \mu \mathrm{A}$ is shown in Figure 12. The simulated current gain k was varied to $(-9.3,-4.48,0,4.13,8.1,14.22) \mathrm{dB}$, respectively. This result confirms that the proposed EDDCC can provide the current gain $\mathrm{I}_{\mathrm{z}} / \mathrm{I}_{\mathrm{x}}$.

The simulated frequency dependence of the parasitic impedances of the $z$ - and $x$ terminals is shown in Figure 13. The resistance of the $z$-terminal is $32.5 \mathrm{M} \Omega$ and the resistance of the x-terminal is $284 \Omega$ for $\mathrm{I}_{\text {set } 1,2,3}=5 \mu \mathrm{~A}$.


Figure 13. Frequency dependence of the parasitic impedances of $x$ - and $z$-terminals.
Figure 14a shows the frequency responses of the V-to-I converter shown in Figure 5 against the current gain k for a constant $\mathrm{R}_{1}=10 \mathrm{k} \Omega, \mathrm{I}_{\text {set } 1,2}=5 \mu \mathrm{~A}$, and various $\mathrm{I}_{\text {set } 3}=(1.25,2.5$, $5,10,20,40) \mu \mathrm{A}$, and Figure 14 b for $\mathrm{I}_{\text {set } 1,2,3}=5 \mu \mathrm{~A}$ and various $\mathrm{R}_{1}=(2.5,5,10,20,40) \mathrm{k} \Omega$. The wide tunability of the current gain is evident.


Figure 14. Frequency responses of the V-to-I converter against the current gain k for (a) $\mathrm{R}_{1}=10 \mathrm{k} \Omega$, $\mathrm{I}_{\text {set1,2 }}=5 \mu \mathrm{~A}$, and various $\mathrm{I}_{\text {set } 3}=(1.25,2.5,5,10,20,40) \mu \mathrm{A}$ and $(\mathbf{b})$ for $\mathrm{I}_{\text {set } 1,2,3}=5 \mu \mathrm{~A}$ and various $\mathrm{R}_{1}=(2.5,5,10,20,40) \mathrm{k} \Omega$.

For simulation of the current-mode universal filter shown in Figure 6, the parameters $\mathrm{C}_{1}=\mathrm{C}_{2}=100 \mathrm{pF}$ and $\mathrm{R}_{1-4}=200 \mathrm{k} \Omega$ were chosen. The gain $\mathrm{k}_{1-5}=1$ was set by choosing the setting current of all EDDCC $C_{1-5}$ to be $\mathrm{I}_{\text {set }}=5 \mu \mathrm{~A}$. However, for the APF, the current of the EDDCC $_{4}$ was set to $\mathrm{I}_{\text {set } 3}=13 \mu \mathrm{~A}$ in order to obtain $\mathrm{k}=2$. The gain and phase frequency characteristics are shown in Figure 15. The cut-off frequency was 7.9 kHz .


Figure 15. Gain and phase frequency responses of the current-mode filter: (a) LPF, (b) HPF, (c) BPF, (d) BSF, and (e) APF.

Figure 16 shows the tuning capability of the gain for the LPF and BPF. The setting current of all $\mathrm{EDDCC}_{1-4}$ was set to be $\mathrm{I}_{\text {set }}=5 \mu \mathrm{~A}$ while the k of $\mathrm{EDDCC}_{5}$ was changed by its $I_{\text {set } 3}=(5,10,20,40) \mu \mathrm{A}$. The low-frequency gain of the LPF was around $(0.1,4,8,14) \mathrm{dB}$ and for BPF, it was $(0.02,4.1,8.1,14.2) \mathrm{dB}$.

Figure 17 shows the transient response of the LPF's output (a) and the total harmonic distortion (b) when an input signal at 1 kHz and different amplitudes ( $0.2,0.4,0.6,0.8,1$, 1.2) $\mu \mathrm{A}$ were applied to the input of the filter. The gain was set to be $\mathrm{k}=1$. The THD of the output signal was below $1.2 \%$ for an input amplitude of $1.2 \mu \mathrm{~A}$.


Figure 16. Gain and phase frequency responses of the current-mode filter: (a) LPF and (b) BPF.


Figure 17. Transient response (a) and THD (b) of the LPF with different input signals and $\mathrm{k}=1$.
Figure 18a shows the transient response of the LPF when a sine wave $\mathrm{I}_{\text {in }}=0.1 \mu \mathrm{~A} @ 1 \mathrm{kHz}$ is applied to the input of the filter with $k_{1-4}=1\left(I_{\text {set }}=5 \mu \mathrm{~A}\right)$ while the gain $k_{5}$ of the EDDCC $_{5}$ is varied by its $I_{\text {set } 3}=(0.5,10,15) \mu \mathrm{A}$. The output signal of the LPF is inverted and amplified as expected. The THD is shown in Figure 18b, where the $0.19 \%$ THD is shown for a $0.4 \mu \mathrm{~A}$ amplitude output signal.


Figure 18. Transient response (a) and THD (b) of the LPF with a $0.1 \mu \mathrm{~A} @ 1 \mathrm{kHz}$ input signal and various $\mathrm{k}_{5}$.

The PVT corners analysis was also used to confirm the robustness of the filter design. The results for the gains frequency responses of the LPF, HPF, BPF, BSF, and APF with PVT are shown in Figure 19. The curves of each filter response overlap, which confirms the robustness of the filter design.


Figure 19. Gain frequency responses of the current-mode filter with PVT corners.
The proposed EDDCC was compared with previous current conveyors in [18,21,23,33,41], as shown in Table 3. Current conveyors using nonconventional techniques, i.e., the bulkdriven CCII [18], bulk-driven DDCC [21], floating-gate FDCCII [23], and current conveyors providing current gain [33,41] have been selected for comparison. Compared with the current conveyors in $[18,21,23]$, the proposed EDDCC offers current gain between $z$ - and x-terminals. Compared with the ECCIIs in [33,41], the proposed EDDCC has much lower power consumption and lower supply voltage. It is worth noting that the bandwidth of the proposed EDDCC is sufficient for many applications like sensors and biomedical systems.

Table 3. Properties comparison of this work with those of previously published ECCIIs.

| Parameters | Unit | This Work | [18] | [21] | [23] | [33] | [41] |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | EDDCC | CCII | DDCC | FDCCII | CCII | CCCII |
| Technique | - | BD | BD | BD | FG | GD | - |
| Technology | - | $\begin{gathered} 0.18 \mu \mathrm{~m} \\ \text { CMOS } \end{gathered}$ | $\begin{aligned} & 0.18 \mu \mathrm{~m} \\ & \text { CMOS } \end{aligned}$ | $\begin{aligned} & 0.18 \mu \mathrm{~m} \\ & \text { CMOS } \end{aligned}$ | $0.18 \mu \mathrm{~m}$ CMOS | $\begin{aligned} & 0.35 \mu \mathrm{~m} \\ & \text { CMOS } \end{aligned}$ | $\begin{gathered} \text { BJT } \\ \text { ALA400-CBIC-R } \end{gathered}$ |
| Power supply | V | $\pm 0.5$ | $\pm 0.4$ | $\pm 0.3$ | $\pm 0.8$ | $\pm 1.5$ | $\pm 1.5$ |
| Power consumption | mW | $0.09(90 \mu \mathrm{~W})$ | 0.064 | 0.0186 | <3 | 6.6 | 2.2 |
| Voltage gains: $\begin{aligned} & \mathrm{V}_{\mathrm{x}} / \mathrm{V}_{\mathrm{y} 1} \\ & \mathrm{~V}_{\mathrm{x}} / \mathrm{V}_{\mathrm{y} 2} \\ & \mathrm{~V}_{\mathrm{x}} / \mathrm{V}_{\mathrm{y} 3} \end{aligned}$ | - | $\begin{aligned} & 0.996 \\ & 0.995 \\ & 0.996 \end{aligned}$ | 1 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \end{aligned}$ | 0.94 | 1 | 0.99 |
| Current gain | - | k | 1 | 1 | 1 | k | k |
| DC voltage range | mV | -200 to 200 | -380 to 380 | -150 to 150 | -1000 to 1000 | -500 to 600 | -700 to 700 |
| Voltage offset | $\mu \mathrm{V}$ | $\sim 90$ | -0.4 to 0.5 | <93 | - | - | 1.29 to -1.72 |
| DC current range | $\mu \mathrm{A}$ | -10 to 10 | -7 to 7 | -8 to 8 | -300 to 300 | -50 to 50 | -200 to 200 |
| Current offset | nA | $\sim-2.3$ | -0.9 to 0.4 | <3 | - | - | 0.0596 to -0.0497 |
| $\begin{aligned} & -3 \mathrm{~dB} \text { bandwidth: } \\ & \mathrm{V}_{\mathrm{x}} / \mathrm{V}_{\mathrm{y} 1}, \\ & \mathrm{I}_{\mathrm{z}} / \mathrm{I}_{\mathrm{x}} \end{aligned}$ | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ | $\begin{gathered} {\left[\mathrm{C}_{\mathrm{L}}=0.1 \mathrm{pF}\right]} \\ 3.16 \\ 1.58 \end{gathered}$ | $\begin{aligned} & 14 \\ & 13 \end{aligned}$ | $\begin{aligned} & 27 \\ & 27 \end{aligned}$ | $>1000$ | $\begin{gathered} 107 \\ 77 \end{gathered}$ | $\begin{aligned} & 70 \\ & 19 \end{aligned}$ |
| Parasitic parameters: $\begin{aligned} & \mathrm{R}_{\mathrm{x}} / \mathrm{L}_{\mathrm{x}} \\ & \mathrm{R}_{\mathrm{y} 1} / \mathrm{C}_{\mathrm{y} 1} \\ & \mathrm{R}_{\mathrm{z}} / \mathrm{C}_{\mathrm{z}} \end{aligned}$ | $\begin{aligned} & \Omega / \mathrm{mH} \\ & \mathrm{G} \Omega / \mathrm{fF} \\ & \mathrm{M} \Omega / \mathrm{fF} \end{aligned}$ | $\begin{gathered} 284 / 18.5 \\ 42 / 252 \\ 32.5 / 52 \end{gathered}$ | $\begin{gathered} 27 / 860 \\ 272 / 117 \\ 0.89 / 40 \end{gathered}$ | $\begin{gathered} 2.6 \mathrm{k} / 270 \\ 119 / 5 \\ 10.38 / 0.13 \end{gathered}$ | 300 | $\begin{gathered} 46 / 240 \\ \infty / 2.7 \\ 73 / 0.35 \end{gathered}$ | $\begin{gathered} 275 / 0.119 \\ 748 \times 10^{-3} / 491 \\ 814 \times 10^{-3} / 916 \end{gathered}$ |

Note: $\mathrm{V}_{\mathrm{x}} / \mathrm{V}_{\mathrm{y} 1}=\mathrm{V}_{\mathrm{x}} / \mathrm{V}_{\mathrm{y} 3}$ of $\mathrm{CCII}, \mathrm{GD}=$ gate driven, $\mathrm{BD}=$ bulk driven, $\mathrm{FG}=$ floating gate .

## 5. Experimental Measurements

The proposed EDDCC was implemented using a commercially available LM13700 device (Texas Instruments, Dallas, TX, USA) [57]. The LM13700 IC uses a $\pm 15 \mathrm{~V}$ supply voltage and its transconductance is controlled by DC current. Since the EDDCC requires
an OTA with four inputs (see Figure 4) and the LM13700 device has two inputs, the EDDCC has been implemented using four LM13700 (see Figure 20), where one provides inputs $\mathrm{y}_{1}$ and $\mathrm{y}_{2}$ and another provides input $\mathrm{y}_{3}$ (the positive input of the LM13700 is $\mathrm{y}_{3}$, while the negative input is connected to node x ). Therefore, $\mathrm{G}_{\mathrm{mset} 1}$ transfer has been divided into $G_{m s e t 1 a}$ and $G_{m s e t 1 b}$ while these transfers are set to an identical value, thus, $G_{m s e t 1 a}=G_{m s e t 1 b}=G_{m s e t 1}$. The output currents of these two OTAs are then summed in node $\mathrm{V}_{\mathrm{a}}$. The control of the transconductances of the LM13700 devices, in this particular implementation, is performed by the control DC voltage $\mathrm{V}_{\text {set }}$ (the control DC current setting transconductances is controlled by these voltages while the value of the resistor $R$ is kept constant ( $32 \mathrm{k} \Omega$ )). The measurement has been performed using a network analyzer Agilent E5061B, generator Keysight 33500B, and oscilloscope Keysight CX3324A with a current probe CX1101A (Keysight, Santa Rosa, CA, USA). Figure 21a represents a block diagram of the used measurement setup while using the network analyzer. A simple I/V converter (shown in Figure 21b) based on a commercially available OPA860 IC (Texas Instruments) [58] has been used. Its function is as follows: the OPA860 serves as a current follower, the output current is transferred into voltage by the resistor $R$, and the node with the resistor R is separated from the converter output by a buffer (included in the OPA860 IC) for better impedance properties. The converter uses a supply voltage of $\pm 5 \mathrm{~V}$. A photo of the measuring workplace is depicted in Figure 22.


Figure 20. EDDCC using LM13700 devices.

(b)

Figure 21. Block diagram of the measurement setup (a) and the used I/V converter (b).


Figure 22. Experimental setup.
The default values for the measurement were selected as follows: $R_{x}=1 \mathrm{k} \Omega$, $\mathrm{V}_{\text {set } 1}=\mathrm{V}_{\text {set } 2}=-10 \mathrm{~V}$, and $\mathrm{V}_{\text {set } 3}=0 \mathrm{~V}$. This way, the transconductance of the EDDCC is approximately 1 mS , corresponding to the resistor ( $1 \mathrm{k} \Omega$ ) used in the I/V converter for the conversion of the current from the EDDCC back to voltage, which is then fed back to the network analyzer. Note that the resulting voltage transfer corresponds to $\mathrm{I}_{\mathrm{z}} / \mathrm{I}_{\mathrm{x}}$ transfer when taking the transfer of the I/V converter as a constant. Figure 23 shows the measured current gain $\mathrm{I}_{\mathrm{z}} / \mathrm{I}_{\mathrm{x}}$ for the default setting. The measurement has been performed in band from 10 Hz up to 30 MHz (the analyzer bandwidth range). The -3 dB bandwidth was measured at 1.91 MHz . The gain is -0.53 dB (note that the resulting gain is given by how accurately the transfer of the EDDCC compensates the transfer of the I/V converter).


Figure 23. Measured frequency response of the current gain $I_{z} / I_{x}$.
The possibility to change the current gain $\mathrm{I}_{\mathrm{z}} / \mathrm{I}_{\mathrm{x}}$ by varying $\mathrm{V}_{\text {set } 3}=(-12.5,-10,-7.5$, $-5,-2.5,0,2.5,5,7.5,10,12.5$ ) V is shown in Figure 24. The obtained current gain was $(-21.11,-11.92,-7.50,-4.57,-2.37,-0.53,0.86,2.18,3.11,4,18,5.05) \mathrm{dB}$, respectively. Figure 25 depicts the dependency of the current gain $\mathrm{I}_{\mathrm{z}} / \mathrm{I}_{\mathrm{x}}$ on the control voltage $\mathrm{V}_{\text {set } 3}$. It shows a logarithmic dependency of the current gain on the control voltage based on this particular implementation.


Figure 24. Measured frequency response of the current gain $I_{z} / I_{x}$ for different values of $V_{\text {set3 }}$.


Figure 25. Dependency of current gain $I_{z} / I_{x}$ on the control voltage $V_{\text {set3 }}$.
The measured time domain results of voltage-to-voltage transfer (input of the EDDCC and output of the I/V converter) are presented in Figure 26. The input signal measured at the input of the EDDCC had an amplitude of 57 mV and frequency of 1 kHz . The output signal for $\mathrm{V}_{\text {set } 3}=(-12.5,-10,-7.5,-5,-2.5,0,2.5,5,7.5,10,12.5) \mathrm{V}$ is $(6,15,26,35,44$, $55,66,76,85,97,107) \mathrm{mV}$, which provides the gain ( $-19.55,-11.60,-6.85,-4.24,-2.25$, $-0.31,1.27,2.50,3.47,4.62,5.47) \mathrm{dB}$. There is a $180^{\circ}$ of the output in comparison to the input given by the $\mathrm{I} / \mathrm{V}$ converter (its transfer is inverting). These values correspond well with the values of the current gain $I_{z} / I_{x}$ obtained by the analyzer.


Figure 26. Measured time domain responses for different values of $V_{\text {set3 }}$.

## 6. Conclusions

In this paper, a new low-voltage low-power electronically tunable current conveyor has been proposed. Unlike previous current conveyors, the current gain of the proposed current conveyor can be controlled electronically. The proposed current conveyor can work as an electronically tunable DDCC (EDDCC) and an electronically tunable CCII (ECCII). To show the advantages of the current gain of the proposed current conveyors, the V-to-I converter and current-mode universal filter were presented, and the simulation results confirm the functionality of the proposed circuits. The proposed EDDCC uses $\pm 0.5 \mathrm{~V}$ power supply, consumes $90 \mu \mathrm{~W}$ of power, and has a $\pm 200 \mathrm{mV}$ DC voltage range, $\pm 10 \mu \mathrm{~A}$ DC current range, and $90 \mu \mathrm{~V}$ voltage offset. The proposed circuit can also offer a 2.81 MHz bandwidth of the voltage gain $\mathrm{V}_{\mathrm{x}} / \mathrm{V}_{\mathrm{y}}$, a 1.58 MHz bandwidth of the current gain $\mathrm{I}_{\mathrm{z}} / \mathrm{I}_{\mathrm{x}}$, and a current gain of -9.3 to 14.22 dB when the bias current is varied from $1.25 \mu \mathrm{~A}$ to $40 \mu \mathrm{~A}$. In addition, the experimental measurements of the EDDCC further support the concept and its functionality.

Author Contributions: Conceptualization, M.K., F.K. and T.K.; methodology, M.K., F.K. and T.K.; software, M.K. and F.K; validation, M.K., F.K. and L.L.; formal analysis, M.K. and T.K.; investigation, M.K., F.K. and T.K.; resources, M.K.; data curation, M.K and F.K.; writing-original draft preparation, M.K., F.K., T.K. and L.L.; writing-review and editing, M.K., F.K., T.K. and L.L.; visualization, M.K. and F.K.; supervision, M.K. and F.K.; project administration, M.K. and F.K.; funding acquisition, M.K. All authors have read and agreed to the published version of the manuscript.

Funding: This work was supported in part by the School of Engineering, King Mongkut's Institute of Technology Ladkrabang, under Grant KREF046505, and by the University of Defence within the Organization Development Project VAROPS.

Institutional Review Board Statement: Not applicable.
Informed Consent Statement: Not applicable.
Data Availability Statement: Data are contained within the manuscript.
Conflicts of Interest: The authors declare no conflicts of interest.

## References

1. Kennedy, E.J. Operational Amplifier Circuits: Theory and Applications; Holt, Rinehart, and Winston: Austin, TX, USA, 1988.
2. Sedra, A.; Smith, K.C. A second-generation current conveyor and its applications. IEEE Trans. Circuit Theory 1970, 17, 132-134. [CrossRef]
3. Soliman, A.M. Current-mode universal filters using current conveyors: Classification and review. Circuits Syst. Signal Process. 2008, 27, 405-427. [CrossRef]
4. Yucel, F.; Yuce, E. Grounded capacitor based fully cascadable electronically tunable current-mode universal filter. $A E U$-Int. J. Electron. Commun. 2017, 79, 116-123. [CrossRef]
5. Yucehan, T.; Yuce, E. CCII-based voltage-mode and current-mode high-order filters with gains and grounded passive elements only. AEU-Int. J. Electron. Commun. 2022, 155, 154346. [CrossRef]
6. Signh, D.; Paul, S.K. Improved current mode biquadratic shadow universal filter. Inf. MIDEM 2022, 52, 51-66. [CrossRef]
7. Soliman, A.M. New grounded-capacitor current-mode oscillators using single-output CCIIs. J. Circuits Syst. Comput. 1998, 8, 363-378. [CrossRef]
8. Horng, J.-W. A sinusoidal oscillator using current-controlled conveyors. Int. J. Electron. 2001, 88, 659-664. [CrossRef]
9. Soliman, A.M. Current mode CCII oscillators using grounded capacitors and resistors. Int. J. Circuit Theory Appl. 1998, 26, 431-438. [CrossRef]
10. Bajer, J.; Lahiri, A.; Biolek, D. Current-mode CCII+ based oscillator circuits using a conventional and a modified Wien-bridge with all capacitors grounded. Radioengineering 2011, 20, 245-250.
11. Koton, J.; Herencsar, N.; Vrba, K. Current and voltage conveyors in current- and voltage-mode precision full-wave rectifiers. Radioengineering 2011, 20, 19-24.
12. Monpapassorn, A. Low output impedance dual CCII full-wave rectifier. Int. J. Electron. 2013, 100, 648-654. [CrossRef]
13. Petrovic, P.B. Current/voltage mode full-wave rectifier based on a single CCCII. Int. J. Circuit Theory Appl. 2020, 48, 1140-1153. [CrossRef]
14. Chiu, W.; Liu, S.-I.; Tsao, H.-W.; Chen, J.-J. CMOS differential difference current conveyors and their applications. IEE Proceeding Circuits Devices Syst. 1996, 143, 91-96. [CrossRef]
15. Elwan, H.O.; Soliman, A.M. Novel CMOS differential voltage current conveyor and its application. IEE Proc.-Circuits Devices Syst. 1997, 144, 195-200. [CrossRef]
16. El-Adawy, A.A.; Soliman, A.M.; Elwan, H.O. A novel fully differential current conveyor and applications for analog VLSI. IEEE Trans. Circuits Syst.-II 2000, 47, 306-313. [CrossRef]
17. Alzaher, H.A.; Elwan, H.; Ismail, M. A CMOS fully balanced second-generation current conveyor. IEEE Trans. Circuits Syst. II Analog Digit. Signal Process. 2003, 50, 278-287. [CrossRef]
18. Reda, A.; Ibrahim, M.F.; Farag, F. Input-output Rail-to-Rail CMOS CCII for low voltage-low power applications. Microelectron. J. 2016, 48, 60-75. [CrossRef]
19. Stornelli, V.; Pantoli, L.; Ferri, G.; Liberati, L.; Centurelli, F.; Monsurrò, P. Trifiletti. The AB-CCII, a novel adaptive biasing LV-LP current conveyor architecture. AEU-Int. J. Electron. Commun. 2017, 79, 301-306. [CrossRef]
20. El Beqal, A.; Benhala, B.; Zorkani, I. Design of low-voltage low-power CMOS second generation current conveyor by using the genetic algorithm. In Proceedings of the 2022 2nd International Conference on Innovative Research in Applied Science, Engineering and Technology (IRASET), Meknes, Morocco, 3-4 March 2022; pp. 1-5. [CrossRef]
21. Khateb, F.; Kumngern, M.; Spyridon, V.; Psychalinos, C. Differential difference current conveyor using bulk-driven technique for ultra-low-voltage applications. Circuits Syst. Signal Process. 2014, 33, 159-176. [CrossRef]
22. Kumngern, M.; Khateb, F.; Kulej, T. 0.3 V differential difference current conveyor using multiple-input bulk-driven technique. Circuits Syst. Signal Process. 2020, 39, 3189-3205. [CrossRef]
23. Fani, R.; Farshidi, E. A FG-MOS based fully differential current controlled conveyor and its applications. Circuits Syst. Signal Process. 2013, 32, 993-1011. [CrossRef]
24. Suwansawang, S.; Thongleam, T. A 1-V bulk-driven CMOS fully differential second-generation current conveyor. In Proceedings of the 2013 International Symposium on Intelligent Signal Processing and Communication Systems, Naha, Japan, 12-15 November 2013; pp. 662-665. [CrossRef]
25. Veerendranath, P.S.; Singh, S. $0.5 \mathrm{~V}, 10.94 \mu \mathrm{~W}, 36.89 \mu \mathrm{~V}_{\mathrm{rms}}$ IRN, 3rd order bulk-driven quadrature filter using fully differential current conveyor for bluetooth applications. Analog Integr. Circuits Signal Process. 2021, 109, 57-67. [CrossRef]
26. Chunhua, W.; Qiujing, Z.; Haiguang, L. CMOS current controlled fully balanced current conveyor. J. Semicond. 2009, 30, 075009. [CrossRef]
27. Kumngern, M.; Khateb, F.; Kulej, T. Bulk-driven fully balanced second-generation current conveyor in $0.18 \mu \mathrm{~m}$ CMOS. AEU-Int. J. Electron. Coттип. 2019, 104, 66-75. [CrossRef]
28. Veerendranath, P.S.; Sharma, V.; Vasantha, M.H.; Kumar, Y.B.N. $\pm 0.5$ V, $254 \mu$ W second-order tunable biquad low-pass filter with 7.3 fJ FOM using a novel low-voltage fully balanced current-mode circuit. Circuits Syst. Signal Process. 2021, 40, 2114-2134. [CrossRef]
29. Senani, R. Novel circuit implementation of current conveyors using an OA and an OTA. Electron. Lett. 1980, 16, 2-3. [CrossRef]
30. Surakampontorn, W.; Thitimajshima, P. Integrable electronically tunable current conveyors. IEE Proc. G (Electron. Circuits Syst.) 1988, 135, 71-77. [CrossRef]
31. Fabre, A.; Mimeche, N. Class A/AB second generation current conveyor with controlled current gain. Electron. Lett. 1996, 43, 82-91. [CrossRef]
32. Surakampontorn, W.; Kumwachara, K. CMOS-based electronically tunable current conveyor. Electron. Lett. 1992, 28, 1316-1317. [CrossRef]
33. Mimaei, S.; Sayin, O.K.; Kuntman, H. A New CMOS electronically tunable current conveyor and its application to current-mode filters. IEEE Trans. Circuits Syst.-I Regul. Pap. 2006, 53, 1448-1458. [CrossRef]
34. Song, S.-X.; Xie, H.-G.; Huang, S.-L. A new CMOS electronically tunable current conveyor based on programmable current amplifier. In Proceedings of the 2011 International Conference on Electric Information and Control Engineering, Wuhan, China, 23-25 September 2011; pp. 1043-1046. [CrossRef]
35. Yamacli, S.; Ozcan, S.; Kuntman, H. A novel active circuit building block: Electronically tunable differential difference current conveyor (EDDCC) and its application to KEN filter design. In Proceedings of the 2006 International Conference on Applied Electronics, Pilsen, Czech Republic, 6-7 September 2006; pp. 237-240. [CrossRef]
36. Knobnob, B. Electronically tunable differential difference current conveyor using commercially available OTAS. J. Circuits Syst. Comput. 2023, 32, 2350295. [CrossRef]
37. Altun, M.; Kuntman, H.; Minaei, S.; Sayin, O.K. Realisation of nth-order current transfer function employing ECCIIs and application examples. Int. J. Electron. 2009, 96, 1115-1126. [CrossRef]
38. Jaroslav, K.; Norbert, H.; Oguzhan, C.; Kamil, V. Current-mode KHN equivalent frequency filter using ECCIIs. In Proceedings of the 33rd International Conference on Telecommunications and Signal Processing (TSP), Vienna, Austria, 17-20 August 2010; pp. 27-30.
39. Hassan, T.M.; Mahmoud, S.A. Fully programmable universal filter with independent gain- $\omega_{0}-\mathrm{Q}$ control based on new digitally programmable CMOS CCII. J. Circuits Syst. Comput. 2009, 18, 875-897. [CrossRef]
40. Sayin, O.K.; Kuntman, H.H. Design of high-order active filters employing CMOS ECCIIs. In Proceedings of the IEEE 12th Signal Processing and Communications Applications Conference, Kusadasi, Turkey, 30 April 2004; pp. 375-378. [CrossRef]
41. Kumngern, M.; Wareechol, E.; Phasukkit, P. Quadrature oscillator and universal filter based on translinear current conveyors. AEL-Int. J. Electron. Commun. 2018, 94, 69-78. [CrossRef]
42. Sotner, R.; Lahiri, A.; Kartci, A.; Herencsar, N.; Jerabek, J.; Vrba, K. Design of novel precise quadrature oscillators employing ECCIIs with electronic control. Adv. Electr. Comput. Eng. 2013,13, 65-72. [CrossRef]
43. Sotner, R.; Jerabek, J.; Herencsar, N.; Horng, J.-W.; Vrba, K.; Dostal, T. Simple oscillator with enlarged tunability range based on ECCII and VGA utilizing commercially available analog multiplier. Meas. Sci. Rev. 2016, 16, 35-41. [CrossRef]
44. Sotner, R.; Jerabek, J.; Herencsar, N.; Dostal, T.; Vrba, K. Design of Z-copy controlled-gain voltage differencing current conveyor based adjustable functional generator. Microelectron. J. 2015, 46, 143-152. [CrossRef]
45. Sotner, R.; Jerabek, J.; Langhammer, L.; Polak, J.; Herencsar, N.; Prokop, R.; Petrzela, J.; Jaikla, W. Comparison of two solutions of quadrature oscillators with linear control of frequency of oscillation employing modern commercially available devices. Circuits Syst. Signal Process. 2015, 34, 3449-3469. [CrossRef]
46. Sotner, R.; Herencsar, N.; Jerabek, J.; Langhammer, L.; Polak, J. On practical construction of electronically controllable compact current amplifier based on commercially available elements and its application. AEL-Int. J. Electron. Commun. 2017, 81, 56-66. [CrossRef]
47. Sotner, R.; Jerabek, J.; Langhammer, L.; Dvorak, J. Design and analysis of CCII-based oscillator with amplitude stabilization employing optocouplers for linear voltage control of the output frequency. Electronics 2018, 7, 157. [CrossRef]
48. Khateb, F.; Kulej, T.; Kumngern, M.; Psychalinos, C. Multiple-input bulk-driven MOS transistor for low-voltage low-frequency applications. Circuits Syst. Signal Process. 2019, 38, 2829-2845. [CrossRef]
49. Khateb, F.; Kulej, T.; Akbari, M.; Tang, K.-T. A 0.5-V multiple-input bulk-driven OTA in $0.18-\mu \mathrm{m}$ CMOS. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 2022, 30, 1739-1747. [CrossRef]
50. Krummenacher, F.; Joehl, N. A 4-MHz CMOS continuous-time filter with on-chip automatic tuning. IEEE J. Solid-State Circuits 1988, 23, 750-758. [CrossRef]
51. Furth, P.M.; Andreou, A.G. Linearised differential transconductors in subthreshold CMOS. Electron. Lett. 1995, 31, 545-547. [CrossRef]
52. Lopez-Martin, A.J.; Baswa, S.; Ramirez-Angulo, J.; Carvajal, R.G. Low-voltage super class AB CMOS OTA cells with very high slew rate and power efficiency. IEEE J. Solid-State Circuits 2005, 40, 1068-1077. [CrossRef]
53. Surakampontorn, W.; Riewruja, V.; Kumwachara, K.; Surawatpunya, C.; Anuntahirunrat, K. Temperature-insensitive voltage-tocurrent converter and its applications. IEEE Trans. Instrum. Meas. 1999, 48, 1270-1277. [CrossRef]
54. Rai, M.; Senani, R.; Singh, A.K. New CMOS linear transconductors and their applications. J. Circuits Syst. Comput. 2023, 32, 2350211. [CrossRef]
55. Ghasemi, A.R.; Aminzadeh, H.; Ballo, A. Ladder-type Gm-C filters with improved linearity. IEEE Access 2023, 11, 41503-41513. [CrossRef]
56. Corbacho, I.; Carrillo, J.M.; Ausín, J.L.; Domínguez, M.Á.; Pérez-Aloe, R.; Duque-Carrillo, J.F. Compact CMOS Wideband Instrumentation Amplifiers for Multi-Frequency Bioimpedance Measurement: A Design Procedure. Electronics 2022, 11, 1668. [CrossRef]
57. Texas Instruments-LM13700—Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers (Datasheet). Available online: https:/ /www.ti.com/lit/ds/symlink/lm13700.pdf (accessed on 1 January 2023).
58. Texas Instruments-OPA860-Wide Bandwidth Operational Transconductance Amplifier (Datasheet). Available online: http: / /www.ti.com/lit/ds/symlink/ opa860.pdf (accessed on 1 January 2023).

Disclaimer/Publisher's Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.

