

# Article A Direct Feedback FVF LDO for High Precision FMCW Radar Sensors in 65-nm CMOS Technology

Jun-Hee Lee <sup>1</sup>, Mun-Kyo Lee <sup>2</sup> and Jung-Dong Park <sup>1,\*</sup>

- <sup>1</sup> Division of Electronics and Electrical Engineering, Dongguk University, Seoul 04620, Republic of Korea
- <sup>2</sup> Yongin Research Institute, Hanwha Systems, Yongin-si 17121, Republic of Korea

\* Correspondence: jdpark@dongguk.edu

**Abstract:** A direct feedback flipped voltage follower (FVF) LDO for a high-precision frequencymodulated continuous-wave (FMCW) radar is presented. To minimize the effect of the power supply ripple on the FMCW radar sensor's resolution, a folded cascode error amplifier (EA) was connected to the outer loop of the FVF to increase the open-loop gain. The direct feedback structure enhances the PSRR while minimizing the power supply ripple path and not compromising a transient response. The flipped voltage follower with a super source follower forms a fast feedback loop. The stability and parameter variation sensitivity of the multi-loop FVF LDO were analyzed through the state matrix decomposition. We implemented the FVF LDO in TSMC 65 nm CMOS technology. The fabricated FVF LDO supplied a maximum load current of 20 mA with a 1.2 V power supply. The proposed FVF LDO achieved a full-spectrum PSR with a low-frequency PSRR of 66 dB, unity-gain bandwidth of 469 MHz, and 20 ns transient settling time with a load current step from 1 mA to 20 mA.

**Keywords:** CMOS; low-dropout regulator; flipped voltage follower; large loop gain; fast transient; high unity-gain bandwidth

# 1. Introduction

Starting from military equipment, the FMCW radar sensor has broadened its application to an autonomous vehicle, a 3D imaging system, and a weather forecast. At the same time, the power management has become an integral part of the FMCW transceiver. To ensure the spatial and range resolution of the FMCW radar sensor, the power management circuit must supply stable and isolated supply voltages to each sensitive block, such as the PLL, mixer, and ADC [1–10]. With sawtooth modulation with  $T_m = 2$  ms, the time delay ( $\tau$ ) and the beat frequency ( $f_b$ ) for the frequency-modulated received signal from a target at a distance of *R* is given as

$$\tau = \frac{2R}{v_c} \tag{1}$$

$$f_b = f_{tx} - f_{rx} = K_f \tau \tag{2}$$

With  $K_f$  of 500 GHz/s and a target range of 180 m, the maximum beat frequency is 600 kHz. Thus, the LDO should reject the low-frequency ripple from the supply to prevent it from degrading the phase noise of the PLL, which is the frequency modulation signal source. Moreover, even the power supply ripple of the frequency higher than the ADC sampling frequency may fold into the ADC in-band. Hence, it is essential for the LDO to reject a wide range of the power supply ripple, especially at the low-frequency range. We noticed that the FMCW frequency hopping approach [11] required an LDO to respond rapidly to the transient load variation. This is because the current consumption of the PLL changes relatively rapidly with the frequency hopping.

In order to achieve a high PSR across a wide frequency range, various analog circuit techniques have been introduced. A feedforward ripple cancellation achieves a high PSR by combining a feedback and feedforward signal path [12–16]. A bandgap reference



Citation: Lee, J.-H.; Lee, M.-K.; Park, J.-D. A Direct Feedback FVF LDO for High Precision FMCW Radar Sensors in 65-nm CMOS Technology. *Sensors* 2022, 22, 9672. https://doi.org/ 10.3390/s22249672

Academic Editors: Jong-Ryul Yang and Seong-Tae Han

Received: 19 November 2022 Accepted: 6 December 2022 Published: 10 December 2022

**Publisher's Note:** MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.




**Copyright:** © 2022 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https:// creativecommons.org/licenses/by/ 4.0/). (BGR) recursive configuration [17] and an output-supplied voltage reference [18] have been proposed to reduce the effect of a non-ideal PSR of the bandgap reference. A multi-loop structure [19–23] has been introduced to boost the unity-gain bandwidth and the transient response in various configurations. The flipped voltage follower (FVF) LDO [24] has become one of the most popular analog LDO approaches for the last decade. The FVF LDO has a local feedback loop that reduces output resistance. In addition, an independent control voltage generator can provide an adequate control voltage for the control transistor. However, the transient time of the local feedback loop is relatively slow due to the large pass transistor, and the unity-gain bandwidth of the LDO has been limited. A tri-loop FVF LDO with buffered FVF was proposed to achieve full-spectrum PSR and fast response time in [25]. Although additional loops through a tri-input EA provided more loop gain, the resulting low-frequency PSR was not sufficiently improved. A dual-loop FVF LDO was reported to provide full-spectrum PSR with high low-frequency PSR in [26]. As the control voltage regulating loop was removed, it created another power supply ripple path through the inverting stage, which necessitated an auxiliary LDO.


In this paper, a direct feedback FVF LDO was proposed. By constructing an error amplifier (EA) that directly controls the FVF local loop, the FVF LDO can eliminate the power supply ripple path, resulting in a high PSRR without the need for additional components. A local FVF loop with a super source follower realizes a fast transient response with a unity-gain bandwidth of 469 MHz, and an outer loop incorporating folded cascode EA enhanced a low-frequency PSR to 66 dB. State matrix decomposition [27] was applied to analyze the stability and parameter sensitivity of a multi-loop FVF LDO.

This paper is organized as follows. Section 2 introduces the proposed direct-feedback LDO. The PSRR and stability analysis of the FVF LDO was also presented. State matrix decomposition [27] was employed to analyze the stability and parameter sensitivity of the multi-loop FVF LDO. Section 3 shows the experimental result with a fabricated FVF LDO, and Section 4 follows with a conclusion.

#### 2. Design of FVF LDO

Figure 1 shows a schematic diagram of the proposed LDO regulator. The LDO consisted of a unity-gain buffer, an error amplifier (EA), an output capacitor, and transistors, M<sub>pass</sub>, M<sub>1</sub>, and M<sub>2</sub>. M<sub>pass</sub>, M<sub>1</sub>, and M<sub>2</sub> formed a flipped voltage follower. Fast and weak shunt-shunt feedback loop 1 in the flipped voltage follower enables the fast response of the LDO. The output of the error amplifier,  $V_{SET}$ , sets the input level of the flipped voltage follower. The input of the EA was connected to the reference input ( $V_{REF}$ ), and  $V_{OUT}$  formed another feedback loop 2. This dramatically enhanced the open loop gain of the overall loop. Since  $V_{OUT}$  was directly fed back into EA and the inverting stage was removed, we can eliminate the power supply ripple path without the need for an additional component. To enhance the transient performance, we needed to make the dominant pole of the fast loop 1 located at the output node. The output capacitor, CL, was connected to the output of the LDO to make the output node of the LDO dominant pole, and the capacitor,  $C_1$ , was connected to the output of the error amplifier to stabilize loop 2. An additional compensation capacitor,  $C_2$ , was enabled by a start-up pulse generator to guarantee more phase margin during the start-up situation. The unity-gain buffer was to drive the large power transistor, M<sub>pass</sub>. The size of the transistors, the capacitor values, and the load current  $(I_L)$  values are listed in Table 1.





(b)

Figure 1. (a) Schematic diagram, (b) simplified schematic diagram, and (c) block of the proposed FVF LDO.

Table 1. List of the com	ponent values in the	proposed FVF LDO.
fuble if Elot of the com	ponent values in the	proposed i i bbo.

Component	Value	Component	Value
M1	8 μm/0.13 μm	M <sub>8</sub> , M <sub>9</sub>	60 μm/1 μm
$M_2$	4 μm/0.13 μm	$M_{10}, M_{11}$	40 μm/1 μm
$M_3$	14 μm/0.18 μm	$M_{12}, M_{13}$	12 μm/1 μm
$M_4$	3 μm/0.06 μm	$M_{14}, M_{15}$	12 μm/1 μm
M <sub>5</sub> , M <sub>6</sub>	2 μm/0.18 μm	M <sub>16</sub> , M <sub>17</sub>	10 μm/1 μm
M <sub>7</sub>	3 μm/0.18 μm	M <sub>18</sub> , M <sub>19</sub>	12 μm/1 μm
$C_{\rm L}$	350 pF	$I_{\rm L}$	1 mA-20 mA

#### 2.1. Fast Loop 1 Analysis

At higher frequencies where loop 2 did not work, only loop 1 worked. Without loop 2, the LDO simply had the flipped voltage follower (FVF) used as the power stage. The proposed LDO without loop 2 is shown in Figure 2a. The input  $V_{SET}$  sets the output voltage of the FVF, and any interference or noise in the  $V_{IN}$  works as a disturbance for the system. The series-shunt feedback structure reduced the output impedance of the system, enabling a high-frequency operation. The noise or interference from the power source was reduced by the internal feedback loop. To perform the PSRR analysis of the proposed LDO, we established a small-signal block diagram of the LDO. The block diagram is shown in Figure 2b. The  $V_{SET}$  works as a reference input of the FVF, and any interference or noise in  $V_{IN}$  was a disturbance for the system. The open-loop gain and output of LDO is

$$LG_1 = G_A G_{SSF} G_P \tag{3}$$

$$v_{out} = \frac{G_A G_{SSF} G_P}{1 + G_A G_{SSF} G_P} v_{set} + \frac{G_P}{1 + G_A G_{SSF} G_P} v_{in} \approx v_{set} + \frac{1}{G_A G_{SSF}} v_{in}$$
(4)

$$G_A = g_{m1}(r_{o1}||r_{o2}) \frac{1}{1 + s(r_{o1}||r_{o2})C_A}$$
(5)

$$G_{SSF} = \frac{K_{SSF} \,\omega_n^2}{s^2 + 2\zeta\omega_n s + \omega_n^2} \tag{6}$$

$$G_P = g_{mP}(R_L || r_{oP}) \frac{1}{1 + s(R_L || r_{oP}) C_{OUT}}$$
(7)

where  $g_{m1}$  is the transconductance of  $M_1$ ,  $r_{o1}$  and  $r_{o2}$  are the output resistance of  $M_1$  and  $M_2$ , respectively,  $C_A$  is capacitance seen at node A,  $\omega_n$  is the natural frequency of the super source follower,  $\zeta$  is the damping factor of the super source follower,  $g_{mP}$  is the transconductance of the pass transistor,  $R_L$  is the load resistance,  $r_{oP}$  is the output resistance of the pass transistor, and  $C_{OUT}$  is the capacitance seen at the output node. Supply noise is reduced approximately by  $G_A$  at high frequency. The bandwidth of the super source follower was boosted due to the internal feedback structure, and the pole at node A was also at high frequency, as  $M_1$  and  $M_2$  were small. The output capacitor,  $C_L$ , was set such that the pass transistor,  $M_{Pass}$ , was the slowest working component, and the dominant pole of the controller gain,  $G_A$  and  $G_{SSF}$ , were placed at a higher frequency. Therefore, loop 1 suppressed the supply noise through a wide frequency range. The supply noise at a higher frequency was absorbed by the large  $C_L$ . The downside of loop 1 was that the open-loop gain was not large. Thus, the resulting PSRR of the LDO may not be sufficient only with loop 1. The error amplifier in loop 2 can improve the PSRR.




Figure 2. (a) FVF LDO without loop 2 and (b) its small-signal block diagram.

## 2.2. Slow Loop 2 Analysis

The folded cascode amplifier can drastically improve the closed-loop gain. Since  $V_{OUT}$ was directly fed back into the EA and the inverting stage was removed, we could eliminate the power supply ripple path without the need for an additional component. Figure 3 shows the loop 2 feedback path. Breaking the loop at  $V_{SET}$  gives

$$LG_2 = G_{EA} \frac{G_A G_{SSF} G_P}{1 + G_A G_{SSF} G_P}$$
(8)

$$v_{out} = \frac{G_{EA} \frac{G_A C_{SSF} C_P}{1+G_A C_{SSF} C_P}}{G_A C_{SSF} C_P} v_{ref} + \frac{\frac{G_A C_{SSF} C_P}{1+G_A C_{SSF} C_P}}{1+G_A C_{SSF} C_P} \frac{1}{G_A C_{SSF} C_P} v_{in}$$


$$= \frac{G_{EA} G_A G_{SSF} G_P}{1+(1+G_{EA}) G_A G_{SSF} G_P} v_{ref} + \frac{G_P}{1+(1+G_{EA}) G_A G_{SSF} G_P} v_{in}$$

$$\approx v_{ref} + \frac{1}{(1+G_{EA}) G_A G_{SSF} } v_{in}$$

$$G_{EA} = \frac{K_{EA}}{(1+G_{EA}) G_A G_{SSF} } (10)$$

$$_{EA} = \frac{\kappa_{EA}}{\left(1 + s/\omega_{p1}\right)\left(1 + s/\omega_{p2}\right)}$$
(10)

where  $G_{EA}$  is the voltage gain of the folded cascode amplifier. The PSRR is boosted approximately by  $G_{EA}$ . Loop 1 is a unity-gain feedback network seen at node  $V_{SET}$ , and the unity-gain bandwidth of loop 1 was far beyond that of the EA. Hence, we simply needed to compensate for the folded cascode EA. The folded cascode amplifier can be stabilized simply by adding the compensation capacitor,  $C_1$ , to the output of the amplifier.



**Figure 3.** (a) Slow loop 2 broken at  $V_{SET}$  and (b) its small-signal block diagram.

## 2.3. Overall Loop Analysis

Loop 1 and Loop 2 formed a combined global loop. The global loop had the largest closed-loop gain, making it critical for the phase margin design. Figure 4 shows the combined diagram of loop 1 and loop 2. By breaking the loop at the node  $V_G$ , the output voltage is expressed as

$$LG = (1 + G_{EA})G_A G_{SSF} G_P \tag{11}$$

$$v_{out} = \frac{(1+G_{EA})G_AG_{SSF}G_P}{1+(1+G_{EA})G_AG_{SSF}G_P}v_{ref} + \frac{G_P}{1+(1+G_{EA})G_AG_{SSF}G_P}v_{in}$$

$$\approx v_{ref} + \frac{1}{(1+G_{EA})G_AG_{SSF}}v_{in}$$
(12)




Figure 4. (a) Small-signal block diagram and (b) its simplified block diagram.

Here, the open-loop gain had a dominant pole at the output of the EA, and the second pole was at the output of the LDO. The  $(1 + G_{EA})$  term in (11) made a quadratic zero near the unity-gain bandwidth of the EA. This zero was set to cancel out the second pole, which was below the unity-gain bandwidth of the LDO. It was noted that the LDO would be unstable without this zero. As a result, the  $(1 + G_{EA})$  term boosted the unity-gain bandwidth of the LDO. It was noted that the LDO would be unstable without this zero. As a result, the  $(1 + G_{EA})$  term boosted the unity-gain bandwidth of the LDO. Figure 5 shows the phase margin simulation result. The unity-gain bandwidth of loop 1 was 507 MHz, and the phase margin was 37.3°. The unity-gain bandwidth of the loop 2 was 31.2 MHz, and the phase margin was 63.6°. The unity-gain bandwidth of the overall loop was 469 MHz, and the phase margin was 44.1°.




Figure 5. Phase margin simulation results of (a) Loop 1, (b) Loop 2, and (c) the overall loop.


#### 2.4. Effect of Non-Ideal PSRR of Each Component

There was more than one power supply ripple path in the FVF LDO. Circuit blocks with a non-ideal PSRR can provide an additional path for the power supply ripple. Figure 6 shows the effect of non-ideal components on PSRR. With the simplified model, the output of the LDO is given as

$$v_{out} = \frac{(1+G_{EA})G_AG_{SSF}G_P}{1+(1+G_{EA})G_AG_{SSF}G_P}v_{ref} + \frac{G_P}{1+(1+G_{EA})G_AG_{SSF}G_P}(1-PSR_{SSF}+G_{SSF}PSR_A+G_AG_{SSF}PSR_{EA})v_{in}$$

$$\approx v_{ref} + \frac{\alpha}{(1+G_{EA})G_AG_{SSF}}v_{in}$$
(13)

where  $PSR_{SSF}$  is the power supply rejection of the super source follower,  $PSR_A$  is the power supply rejection of the FVF stage, and  $PSR_{EA}$  is the power supply rejection of the folded cascode amplifier. The PSRR of the FVF stage and EA should be as low as possible. On the



other hand, the super source follower with a poor PSRR helps the LDO reject the power supply ripple by working as a feedforward path.

Figure 6. (a) Small-signal block diagram of the FVF LDO and (b) its simplified model.

## 2.5. Stability Analysis of Proposed LDO

Since the proposed LDO has two feedback loops, state matrix decomposition [27] must be more suitable for analyzing the stability than a classical open-loop ac analysis. Without looking at each loop separately, the closed-loop analysis gives a state space model as

$$\begin{bmatrix} X_{1} \\ \dot{X}_{2} \\ \dot{X}_{3} \\ \dot{X}_{4} \\ \dot{X}_{5} \\ \dot{X}_{6} \end{bmatrix} = \begin{bmatrix} 0 & 1 & 0 & 0 & 0 & 0 & 0 \\ -\omega_{p1}\omega_{p2} & -\omega_{p1}-\omega_{p2} & 0 & 0 & 0 & -K_{P}\omega_{p1}\omega_{p2} \\ -K_{EA}\omega_{A} & 0 & -\omega_{A} & 0 & 0 & K_{P}\omega_{A} \\ 0 & 0 & 0 & 0 & 1 & 0 \\ 0 & 0 & \omega_{n}^{2}K_{A} & -\omega_{n}^{2} & -2\zeta\omega_{n} & 0 \\ 0 & 0 & 0 & -K_{SSF}\omega_{P} & 0 & -\omega_{P} \end{bmatrix} \begin{bmatrix} X_{1} \\ X_{2} \\ X_{3} \\ X_{4} \\ X_{5} \\ X_{6} \end{bmatrix}$$

$$+ \begin{bmatrix} 0 & 0 & 0 \\ 0 & \omega_{p1}\omega_{p2} \\ 0 & 0 & 0 \\ 0 & 0 & 0 \\ 0 & 0 & 0 \end{bmatrix} \begin{bmatrix} v_{in} \\ v_{ref} \end{bmatrix}$$

$$\begin{bmatrix} v_{set} \\ v_{a} \\ v_{g} \\ v_{out} \end{bmatrix} = \begin{bmatrix} K_{EA} & 0 & 0 & 0 & 0 \\ 0 & 0 & K_{SSF} & 0 & 0 \\ 0 & 0 & 0 & K_{SSF} & 0 & 0 \\ 0 & 0 & 0 & K_{SSF} & 0 & 0 \\ 0 & 0 & 0 & 0 & K_{SSF} \end{bmatrix}$$

$$(14)$$

The detailed closed-loop analysis is shown in the Appendix A. The LDO is asymptotically stable when all the real parts of the eigenvalues of matrix A are negative. The eigenvalues are given as

$$\lambda_{1} = -5.543 \times 10^{9} + j4.612 \times 10^{9}$$
  

$$\lambda_{2} = -5.543 \times 10^{9} - j4.612 \times 10^{9}$$
  

$$\lambda_{3} = -1.414 \times 10^{9} + j4.342 \times 10^{9}$$
  

$$\lambda_{4} = -1.414 \times 10^{9} - j4.342 \times 10^{9}$$
  

$$\lambda_{5} = -3.444 \times 10^{8} + j2.297 \times 10^{8}$$
  

$$\lambda_{6} = -3.444 \times 10^{8} - j2.297 \times 10^{8}$$
  
(16)

Since all the eigenvalues have negative real parts, the LDO was asymptotically stable. The parameters used in the analysis are given in Table 2. The parameters were extracted from the circuit simulation results, including parasitics. Figure 7 compares the PSRR simu-

lation results from the circuit simulator and state space model. The state space model fits the circuit simulation result and can predict the pole/zero location of the transfer function.

Parameter	Value	Parameter	Value
K <sub>EA</sub>	657.9	K <sub>A</sub>	12.576
$\omega_{p1}$	$2\pi  imes 5.698  imes 10^4$	$\omega_A$	$2\pi  imes 1.058  imes 10^9$
$\omega_{p2}$	$2\pi imes 1.194 imes 10^8$	$PSR_A$	0.02778
$PSR_{EA}$	0.05833	$K_{SSF}$	0.8386
PDF + 1	3.178	$\omega_n$	$2\pi  imes 1.181  imes 10^9$
$\omega_P$	$2\pi imes 1.363 imes 10^7$	ζ	0.4799
		PSR <sub>SSF</sub>	0.0104

Table 2. Parameters used in the state space model.





Figure 7. PSRR of the proposed LDO.

The red line represents the simulation result with the state space model, and the blue line represents the simulation result with Cadence Spectre. We also identified the parameter variation sensitivity by computing the real part of the critical eigenvalue with variation in each parameter. Plotting the highest real part of the eigenvalues, the circuit should follow the conditions:

$$\forall \lambda_i, \operatorname{Re}(\lambda_i) < 0 \tag{17}$$

Figure 8 shows parameter variation sensitivity simulation results with various circuit parameters. Nominal design values are marked as the green line.



**Figure 8.** Parameter sensitivity simulation result for (**a**) the voltage gain of the folded cascode EA, (**b**) the voltage gain of the FVF stage, (**c**) the natural frequency of SSF, (**d**) the voltage gain of the pass transistor, (**e**) the dominant pole at the folded cascode EA, (**f**) the pole at the FVF stage, (**g**) the damping factor of SSF, (**h**) the pole at the output.

#### 3. Measurement Results

We implemented the LDO in TSMC 65 nm CMOS technology with an active area of 0.037 mm<sup>2</sup>, including a 350 pF on-chip output capacitor. Figure 9 shows a chip photograph of a fabricated FVF LDO. A 350 pF output capacitor was implemented on-chip using a MOM capacitor. We performed the on-chip probe measurements and the chip-on-board measurements.






Figure 9. (a) Chip photograph of the fabricated FVF LDO and (b) layout of the FVF LDO.

The power supply rejection ratio measurement setting is shown in Figure 10. The Analog Device ADA4870 OPAMP supplied the DC power and ac ripple at the frequency of  $f_R$  to the LDO. The OPAMP was used to reduce the output impedance and combine the DC voltage with the ac ripple. A Keysight E36313A DC power supply sets the reference voltage and voltage bias for the OPAMP. A BK Precision BK4063B arbitrary signal generator provided the input ripple signal to the OPAMP. A Keysight B2902A SMU supplied I<sub>ref</sub>

to bias the internal amplifiers and buffer. The biasing point was controlled by the SPI Module. A Keysight DSO-X oscilloscope was used to measure the input and output ripple. The PSRR was calculated using measured input and output. Figure 11 shows the PSRR measurement result. The fabricated FVF LDO achieved a full-spectrum PSR of 64.6 dB at 100 kHz and the worst measured PSRR of 10 dB at 200 MHz.









Figure 11. Simulated and measured PSRR of the FVF LDO.

The load transient measurement setting is shown in Figure 12. A Keysight E36313A was used to supply  $V_{IN}$  and  $V_{REF}$  to the LDO, and a Keysight B2902A was used to input I<sub>REF</sub> to bias the internal amplifiers and buffer. The load control signal was given from the BK precision BK4064B arbitrary signal generator. The load current was stepped from minimum to maximum, with an edge time of 8 ns. The load transient measurement result is given in Figure 13. The maximum voltage droop was 30.3 mV, and the settling time was about 16 ns. Transient load regulation was 141  $\mu$ V/mA.



**Figure 12.** (a) Schematic diagram of the load transient measurement setting and (b) a photograph of the measurement setting.




Figure 13. Load transient measurement result.

The line transient measurement setting was the same as the PSRR measurement setting, and the only difference was that the ripple signal,  $f_R$ , was replaced with a square wave. The line transient measurement result is given in Figure 14. With the power supply voltage changing from 1.2 V to 1.4 V within 20 ns, the output voltage changed by about 25.7 mV. The settling time to the final value was about 40 ns.

Table 3 summarizes the performance of the proposed FVF LDO with other state-of-theart LDOs. The proposed FVF LDO occupied a  $0.037 \text{ mm}^2$  active area. The LDO output was 1 VDC with a supply voltage of 1.2 VDC. The maximum output current was 20 mA, and the quiescent current was 290  $\mu$ A. An output capacitor of 350 pF was used. The worst-case load transient overshoot was 30.3 mV with a load current step of 8 ns edge time, and the output was settled within 16 ns. When the response time of the LDO is comparable to the edge time, the assumption in the simple response time equation [28] is no longer valid. Assuming that the load current varies at a constant rate [29], the response time is given as

$$T_R = \sqrt{\frac{2C_L \Delta V_o T_{\text{edge}}}{\Delta I_L}} \tag{18}$$




Figure 14. Line transient measurement result.

Table 3. Performance com	parison with	n state-of-the-ar	t LDOs.
fuble b. i cilorinance com	puilboit miu	i blate of the af	LDCD

LDO Regulator	This Work	[12]	[26]	[29]	[30]
Туре	Analog	Analog	Analog	Analog	Hybrid
Process (nm)	65	130	65	130	40
Area (mm <sup>2</sup> )	0.037	0.049	0.053	0.008	0.056
$V_{in}$ (V)	1.2	1.15	1.2	1–1.4	1.25-1.4
$V_{out}$ (V)	1	1	1	0.8	1.1-1.25
<i>I</i> <sub>O</sub> (μA)	290	50	27-82	112	300
Max. I <sub>load</sub> (mA)	20	25	20	25	245
Load capacitor (nF)	0.35	4000	0.3	0.025	20
Load transient Overshoot (mV)	30.3	15	71	48	71
	in ns step	in 10 ns step	in 0.8 ns step	in 3 ns step	in 0.3 µs step
$T_{\rm R}$ (ns)	2.99	438	5.35	0.881	73
Transient FoM (ps)	43.4	438	1.45	0.9	226
Settling Time @Max. current step (ns)	16	500 *	200	80	520
PSRR (dB)	66 at 1 kHz <sup>†</sup>	60 at 1 kHz	60 at 1 kHz	63 at 1 kHz	50 at 1 kHz
	43.5 at 1 MHz	67 at 1 MHz	42 at 1 MHz	57 at 1 MHz	43 at 1 MHz
	23.5 at 10 MHz		10 at 100 MHz	22 at 10 MHz	25 at 10 MHz
Load regulation (µV/mA)	141	48	15	173	24
Line Regulation $(mV/V)$	1.04	26	1	2.25	3.16

\* Estimated from figure. <sup>+</sup> Simulated.

The shorter the response time, the better the performance is. The response time, calculated according to (18), is shown in Table 2. The response time of the LDO was 2.99 ns. Transient FoM [28] is given by

$$FoM = T_R \frac{I_Q}{I_{L(max)}}$$
(19)

where the smaller FoM represents better performance. The proposed FVF LDO achieved an FoM of 43.4 ps. The low-frequency PSRR of the FVF LDO was 66 dB, and the worst-measured PSRR of the LDO was 10 dB at 200 MHz.

## 4. Discussion

The proposed FVF LDO was successfully implemented in 65 nm CMOS technology. The PSRR measurement results confirmed that the analytic model and simulation results corresponded quite well with the measured PSRR. Our work has demonstrated that a simple direct feedback structure could improve low-frequency PSRR without additional components. The proposed LDO operated stably with various line/load transient situations, and the output settled rapidly to the final value. For future research, current efficiency can be improved by using an efficient buffer structure or an adaptive bias scheme.

#### 5. Conclusions

A direct feedback flipped voltage follower (FVF) LDO was proposed. Both the classical ac analysis and the state-space model of the LDO were performed, and the results were compared with the circuit simulations. The parameter variation sensitivity of the LDO was also investigated using the state matrix model. The local FVF loop achieved a fast response and a high unity-gain frequency, and the outer loop with the folded cascode error amplifier (EA) enhanced the low-frequency closed-loop gain. The proposed direct feedback structure had a less power supply ripple path without a complex design. Experimental results verified theoretical predictions.

**Author Contributions:** Formal analysis, data curation, J.-H.L.; validation, J.-H.L.; data curation, M.-K.L.; conceptualization and supervision, J.-D.P.; writing—original draft, J.-H.L.; writing—review and editing, J.-D.P. All authors have read and agreed to the published version of the manuscript.

**Funding:** This work was supported by a grant-in-aid of KRIT and HANWHA SYSTEMS through the Weapon Systems Parts Localization R&D program (No. C210042) and supported by a grant-in-aid of HANWHA SYSTEMS.

Institutional Review Board Statement: Not applicable.

Informed Consent Statement: Not applicable.

**Conflicts of Interest:** The authors declare no conflict of interest. The funders had no role in the design of the study; in the collection, analyses, or interpretation of data; in the writing of the manuscript; or in the decision to publish the results.

## Appendix A

Let  $X_1 = v_{set}/K_{EA}$  be a state variable, and the gain of the error amplifier is

$$G_{EA} = \frac{v_{set}}{v_{ref} - v_{out}} = \frac{K_{EA}}{(1 + s/\omega_{p1})(1 + s/\omega_{p2})}.$$
 (A1)

Substituting  $v_{set} = K_{EA}X_1$  into (A1) and identifying the numerator and the denominator,

$$v_{ref} - v_{out} = X_1 + (1/\omega_{p1} + 1/\omega_{p2})X_1 + 1/\omega_{p1}\omega_{p2}X_1.$$
(A2)

Let a state variable  $X_2 = X_1$ , and when substituting it into (A2),

$$X_{2} = -\omega_{p1}\omega_{p2}X_{1} - (\omega_{p1} + \omega_{p2})X_{2} - \omega_{p1}\omega_{p2}v_{out} + \omega_{p1}\omega_{p2}v_{ref}.$$
 (A3)

Let  $X_3 = v_a/K_A$  be a state variable, and the gain of the error amplifier is

$$G_A = \frac{v_a}{v_{ref} - v_{set}} = \frac{K_A}{1 + s/\omega_A}.$$
(A4)

Substituting  $v_a = K_A X_3$  into (A4) and identifying the numerator and the denominator,

$$X_3 = -K_{EA}\omega_A X_1 - \omega_A X_3 + \omega_A v_{out}.$$
 (A5)

Let  $X_4 = v_g / K_{SSF}$  be a state variable, and the gain of the super source follower is

$$G_{SSF} = \frac{v_g}{v_a} = \frac{K_{SSF}}{1 + 2\zeta/\omega_n s + 1/\omega_n^2 s^2}.$$
 (A6)

Substituting  $v_g = K_{SSF}X_4$  into (A6) and identifying the numerator and the denominator,

$$v_a = K_A X_3 = X_4 + 2\zeta/\omega_n \dot{X}_4 + 1/\omega_n^2 \ddot{X}_4$$
(A7)

Let a state variable  $X_5 = X_4$ , and when substituting it into (A7),

$$\dot{X}_5 = \omega_n^2 K_A X_3 - \omega_n^2 X_4 - 2\zeta \omega_n X_5.$$
 (A8)

Let  $X_6 = v_{out}/K_P$  be a state variable, and the gain of the pass transistor is

$$G_P = \frac{v_{out}}{v_{\rm sgP}} = \frac{K_P}{1 + s/\omega_P}.$$
(A9)

Assuming the PSR of each component is constant, the effective source-gate voltage  $v_{sqP}$  is

$$v_{sgP} = (1 - PSR_{SSF} + K_{SSF} PSR_A + K_A K_{SSF} PSR_{EA})v_{in} - v_g.$$
(A10)

Substituting (A10),  $v_{out} = K_P X_6$  and  $v_g = K_{SSF} X_4$  into (A9), and identifying the numerator and the denominator,

$$X_6 = -K_{SSF}\omega_P X_4 - \omega_P X_6 + \omega_P (1 - PSR_{SSF} + K_{SSF}PSR_A + K_A K_{SSF}PSR_{EA})v_{in}.$$
 (A11)

Substituting  $v_{out} = K_P X_6$  into (A3) and (A5), we finally obtain

$$\begin{cases} X_{1} = v_{set} / K_{EA} \\ X_{2} = \dot{X}_{1} \\ X_{3} = v_{a} / K_{A} \\ X_{4} = v_{g} / K_{SSF} \\ X_{5} = \dot{X}_{4} \\ X_{6} = v_{out} / K_{P} \end{cases}$$
(A13)
$$\begin{cases} v_{set} = K_{EA} X_{1} \\ v_{a} = K_{A} X_{3} \\ v_{g} = K_{SSF} X_{4} \\ v_{out} = K_{P} X_{6} \end{cases}$$
(A14)

## References

- Ha, K.-W.; Lee, J.-Y.; Ko, G.-H.; Kim, Y.-J.; Kim, J.-G.; Baek, D. Fully Integrated Dual-Mode X-Band Radar Transceiver Using Configurable Receiver and Local Oscillator. *IEEE Access* 2020, *8*, 151403–151414. [CrossRef]
- Ma, T.; Deng, W.; Chen, Z.; Wu, J.; Zheng, W.; Wang, S.; Qi, N.; Liu, Y.; Chi, B. A CMOS 76–81-GHz 2-TX 3-RX FMCW Radar Transceiver Based on Mixed-Mode PLL Chirp Generator. *IEEE J. Solid-State Circuits* 2020, 55, 233–248. [CrossRef]
- Ha, J.K.; Noh, C.K.; Lee, J.S.; Kang, H.J.; Kim, Y.M.; Kim, T.H.; Jung, H.N.; Lee, S.H.; Cho, C.S.; Kim, Y.J. RF Transceiver for the Multi-Mode Radar Applications. *Sensors* 2021, 21, 1563. [CrossRef]
- Ha, K.-W.; Lee, J.-Y.; Kim, J.-G.; Baek, D. Design of Dual-Mode Local Oscillators Using CMOS Technology for Motion Detection Sensors. Sensors 2018, 18, 1057. [CrossRef] [PubMed]

- Saunders, D.; Bingham, S.; Menon, G.; Crockett, D.; Tor, J.; Mende, R.; Behrens, M.; Jain, N.; Alexanian, A. A Single-Chip 24 GHz SiGe BiCMOS Transceiver for FMCW Automotive Radars. In Proceedings of the 2009 IEEE Radio Frequency Integrated Circuits Symposium, Boston, MA, USA, 7–9 June 2009; pp. 459–462.
- Chen, J.; Zhang, W.; Sun, Q.; Liu, L. An 8–12.5-GHz LC PLL with Dual VCO and Noise-Reduced LDO Regulator for Multilane Multiprotocol SerDes in 28-Nm CMOS Technology. *Electronics* 2021, 10, 1686. [CrossRef]
- Arakali, A.; Gondi, S.; Hanumolu, P.K. Analysis and Design Techniques for Supply-Noise Mitigation in Phase-Locked Loops. IEEE Trans. Circuits Syst. Regul. Pap. 2010, 57, 2880–2889. [CrossRef]
- Lee, C.H.; McClellan, K.; Choma, J. A Supply-Noise-Insensitive CMOS PLL with a Voltage Regulator Using DC-DC Capacitive Converter. *IEEE J. Solid-State Circuits* 2001, 36, 1453–1463. [CrossRef]
- Ngo, H.C.; Nakata, K.; Yoshioka, T.; Terashima, Y.; Okada, K.; Matsuzawa, A. 8.5 A 0.42ps-Jitter –241.7dB-FOM Synthesizable Injection-Locked PLL with Noise-Isolation LDO. In Proceedings of the 2017 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 5–9 February 2017; pp. 150–151.
- Wang, L.; Mao, W.; Wu, C.; Chang, A.; Lian, Y. A Fast Transient LDO Based on Dual Loop FVF with High PSRR. In Proceedings of the 2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), Jeju, Republic of Korea, 25–28 October 2016; pp. 99–102.
- 11. Trinh, V.-S.; Nam, H.; Song, J.-M.; Park, J.-D. A 78.8–84 GHz Phase Locked Loop Synthesizer for a W-Band Frequency-Hopping FMCW Radar Transceiver in 65 Nm CMOS. *Sensors* 2022, 22, 3626. [CrossRef]
- 12. El-Nozahi, M.; Amer, A.; Torres, J.; Entesari, K.; Sanchez-Sinencio, E. High PSR Low Drop-Out Regulator With Feed-Forward Ripple Cancellation Technique. *IEEE J. Solid-State Circuits* **2010**, *45*, 565–577. [CrossRef]
- 13. Choe, Y.-J.; Nam, H.; Park, J.-D. A Low-Dropout Regulator with PSRR Enhancement through Feed-Forward Ripple Cancellation Technique in 65 Nm CMOS Process. *Electronics* **2020**, *9*, 146. [CrossRef]
- Joshi, K.; Manandhar, S.; Bakkaloglu, B. A 5.6 μ A Wide Bandwidth, High Power Supply Rejection Linear Low-Dropout Regulator With 68 DB of PSR Up To 2 MHz. *IEEE J. Solid-State Circuits* 2020, 55, 2151–2160. [CrossRef]
- El-Nozahi, M.; Amer, A.; Torres, J.; Entesari, K.; Sanchez-Sinencio, E. A 25mA 0.13μm CMOS LDO Regulator with Power-Supply Rejection Better than—56dB up to 10MHz Using a Feedforward Ripple-Cancellation Technique. In Proceedings of the 2009 IEEE International Solid-State Circuits Conference—Digest of Technical Papers, San Francisco, CA, USA, 8–12 February 2009; pp. 330–331, 331a.
- Lim, Y.; Lee, J.; Park, S.; Jo, Y.; Choi, J. An External Capacitorless Low-Dropout Regulator With High PSR at All Frequencies From 10 KHz to 1 GHz Using an Adaptive Supply-Ripple Cancellation Technique. *IEEE J. Solid-State Circuits* 2018, 53, 2675–2685. [CrossRef]
- 17. Kim, D.-K.; Shin, S.-U.; Kim, H.-S. A BGR-Recursive Low-Dropout Regulator Achieving High PSR in the Low—To Mid-Frequency Range. *IEEE Trans. Power Electron.* 2020, *35*, 13441–13454. [CrossRef]
- Chen, Y.-P.; Tang, K.-T. A Fully Integrated High-Power-Supply-Rejection Linear Regulator With an Output-Supplied Voltage Reference. *IEEE Trans. Circuits Syst. Regul. Pap.* 2020, 67, 3828–3838. [CrossRef]
- Li, K.; Yang, C.; Guo, T.; Zheng, Y. A Multi-Loop Slew-Rate-Enhanced NMOS LDO Handling 1-A-Load-Current Step With Fast Transient for 5G Applications. *IEEE J. Solid-State Circuits* 2020, 55, 3076–3086. [CrossRef]
- Răducan, C.; Neag, M.; Grăjdeanu, A.; Țopa, M.; Negoiță, A. High-Precision Low-Temperature Drift LDO Regulator Tailored for Time-Domain Temperature Sensors. Sensors 2022, 22, 1518. [CrossRef]
- 21. Hong, S.-W.; Cho, G.-H. High-Gain Wide-Bandwidth Capacitor-Less Low-Dropout Regulator (LDO) for Mobile Applications Utilizing Frequency Response of Multiple Feedback Loops. *IEEE Trans. Circuits Syst. Regul. Pap.* **2016**, *63*, 46–57. [CrossRef]
- 22. Jiang, Y.; Wang, L.; Wang, Y.; Wang, S.; Guo, M. A High-Loop-Gain Low-Dropout Regulator with Adaptive Positive Feedback Compensation Handling 1-A Load Current. *Electronics* **2022**, *11*, 949. [CrossRef]
- Oh, W.; Bakkaloglu, B. A CMOS Low-Dropout Regulator With Current-Mode Feedback Buffer Amplifier. IEEE Trans. Circuits Syst. II: Express Briefs 2007, 54, 922–926. [CrossRef]
- 24. Man, T.Y.; Leung, K.N.; Leung, C.Y.; Mok, P.K.T.; Chan, M. Development of Single-Transistor-Control LDO Based on Flipped Voltage Follower for SoC. *IEEE Trans. Circuits Syst. Regul. Pap.* **2008**, *55*, 1392–1401. [CrossRef]
- Lu, Y.; Ki, W.-H.; Yue, C.P. 17.11 A 0.65ns-Response-Time 3.01ps FOM Fully-Integrated Low-Dropout Regulator with Full-Spectrum Power-Supply-Rejection for Wideband Communication Systems. In Proceedings of the 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), San Francisco, CA, USA, 9–13 February 2014; pp. 306–307.
- Cai, G.; Lu, Y.; Zhan, C.; Martins, R.P. A Fully Integrated FVF LDO With Enhanced Full-Spectrum Power Supply Rejection. *IEEE Trans. Power Electron.* 2021, 36, 4326–4337. [CrossRef]
- Coulot, T.; Lauga-Larroze, E.; Fournier, J.-M.; Alamir, M.; Hasbani, F. Stability Analysis and Design Procedure of Multiloop Linear LDO Regulators via State Matrix Decomposition. *IEEE Trans. Power Electron.* 2013, 28, 5352–5363. [CrossRef]
- 28. Hazucha, P.; Karnik, T.; Bloechel, B.A.; Parsons, C.; Finan, D.; Borkar, S. Area-Efficient Linear Regulator with Ultra-Fast Load Regulation. *IEEE J. Solid-State Circuits* 2005, 40, 933–940. [CrossRef]
- 29. Bu, S.; Guo, J.; Leung, K.N. A 200-Ps-Response-Time Output-Capacitorless Low-Dropout Regulator With Unity-Gain Bandwidth >100 MHz in 130-Nm CMOS. *IEEE Trans. Power Electron.* **2018**, *33*, 3232–3246. [CrossRef]
- Zhou, D.; Jiang, J.; Liu, Q.; Soenen, E.G.; Kinyua, M.; Silva-Martinez, J. A 245-MA Digitally Assisted Dual-Loop Low-Dropout Regulator. *IEEE J. Solid-State Circuits* 2020, 55, 2140–2150. [CrossRef]