



Article Resource-Saving Customizable Pipeline Network Architecture for Multi-Signal Processing in Edge Devices

Ping Song ¹, Youtian Qie ¹, Chuangbo Hao ^{1,2,*}, Yifan Li ¹, Yue Zhao ¹, Yi Hao ¹, Hongbo Liu ¹ and Yishen Qi ¹

- ¹ The Key Laboratory of Biomimetic Robots and Systems, Ministry of Education, Beijing Institute of Technology, Beijing 100081, China; sping2002@bit.edu.cn (P.S.); qieyoutian@bit.edu.cn (Y.Q.); yifanli@bit.edu.cn (Y.L.); 3220210562@bit.edu.cn (Y.Z.); 3120190156@bit.edu.cn (Y.H.); 3220200138@bit.edu.cn (H.L.); 1120182770@bit.edu.cn (Y.Q.)
- ² The Beijing Jinghang Computation and Communication Research Institute, Beijing 100074, China
- * Correspondence: haochuangbo@casicyber.com

Abstract: With the development of the information age, the importance of edge computing has been highlighted in industrial site monitoring, health management, and fault diagnosis. Among them, the processing and computing of signals in edge scenarios is the cornerstone of realizing these scenarios. While the performance of edge devices has been dramatically improved, the demand for signal processing in the edge side has also ushered in explosive growth. However, the deployment of traditional serial or parallel signal processing architectures on edge devices has problems such as poor flexibility, low efficiency, and low resource utilization, making edge devices unable to exert their maximum performance. Therefore, this paper proposes a resource-saving customizable pipeline network architecture with a space-optimized resource allocation method and a coordinate addressing method for irregular topology. This architecture significantly improves the flexibility of multi-signal processing in edge devices. Finally, we designed a comparative experiment to prove that the resource-saving and customizable pipeline network architecture can significantly reduce resource consumption under the premise of meeting real-time processing requirements.

Keywords: edge computing; signal processing; pipeline network architecture; FPGA

1. Introduction

Edge computing refers to the provision of computing processing services on the side close to the source of objects or data [1,2]. Thanks to the low power consumption, small size, and high performance of edge devices, edge computing is being widely used in various fields, such as signal denoising [3], frequency domain analysis [4], industrial field condition monitoring [5,6], fault diagnosis [7,8], health management [9,10], feature extraction [11], signal solving [12], etc. Among them, the processing and computing of signals in edge scenes is the key to realize the functions of these scenes. According to the results of signal processing and computing, the edge device returns the result to the control terminal or performs corresponding actions to realize edge intelligence. With the rapid growth of the demand for edge computing, the number and types of signals to be processed have further increased, and the complexity of signal processing has further increased. Therefore, the architecture of signal processing has ushered in new challenges.

Generally speaking, low-speed signal processing uses single-chip microcomputers [13], while high-speed signal processing generally uses ARM processors [14]. When there are a lot of high-speed signals that need to be collected and processed, it is difficult for single-chip computers or ARM processors to meet the needs. Especially with the rapid development of fault diagnosis and health management in recent years, the number of signals that need to be collected and processing. The traditional serial signal processing architecture is no longer competent.



Citation: Song, P.; Qie, Y.; Hao, C.; Li, Y.; Zhao, Y.; Hao, Y.; Liu, H.; Qi, Y. Resource-Saving Customizable Pipeline Network Architecture for Multi-Signal Processing in Edge Devices. *Sensors* **2022**, *22*, 5720. https://doi.org/10.3390/s22155720

Academic Editor: Leon Rothkrantz

Received: 15 June 2022 Accepted: 28 July 2022 Published: 30 July 2022

Publisher's Note: MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



Copyright: © 2022 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https:// creativecommons.org/licenses/by/ 4.0/). With the rapid development and application of the field programmable gate array (FPGA) in recent years, it has been widely used in high-speed parallel acquisition and high-speed parallel processing [15–17]. However, this method also has some problems. In different scenarios, the signals that need to be processed are different, and the desired results are different. Signal processing needs to be redesigned [18]. At the same time, most of the multi-channel signal processing designed by FPGA are simple channel superpositions, as shown in Figure 1, which wastes a lot of resources [19,20]. Therefore, this method is not suitable for scenarios with limited edge resources.



Figure 1. Traditional multi-signal parallel processing method.

Each signal processing method generally has multiple different processing flows, and the same or different signal processing methods may have the same processing unit. A network-on-chip (NoC) is used to connect different resources in the form of a network. Both have certain similarities. We regard each operation of signal processing as a resource, and use the idea of a NoC to connect these resources. Therefore, to realize the reuse of resources and improve the utilization rate of resources, we have studied several common structures of NoC systems. Traditional single-chip processors use a bus-type on-chip network structure. When an operation occupies bus resources, other operations cannot be performed. This structure performs poorly in parallelism. The "fat tree" structure [21] adopts a tree-like structure. The computing unit is located at the leaf position of the tree, and the branches of the tree are used for addressing the problem, as shown in Figure 2a. The structure is simple, but the flexibility is poor, and thus, it is not suitable for large-scale parallel processing scenarios. The "ring" and the improved structure [22] adopt a ring structure, as shown in Figure 2b. When the number of ring nodes increases, the network diameter increases, and the communication delay increases. This structure is prone to blocking parallel signal processing. The 2D-mesh structure [21] is one of the most widely used NoC structures, as shown in Figure 2c, which adopts a two-dimensional array. It is more flexible and has better parallelism. However, the routing design is more complex, and routing takes up more resources. The Torus structure [23] adds ring routing to 2D-mesh, which further improves routing flexibility and consumes more resources for routing.



Figure 2. Different types of NoC structures.

In summary, the multi-signal processing requirements of edge devices are complex and require high real-time performance. Moreover, edge devices are limited in performance and power consumption. The traditional serial architecture has problems such as low execution efficiency and long multi-signal processing time. The traditional parallel architecture has problems such as more resource occupation and poor flexibility. The idea of NoC provides a new idea for the multi-signal processing of edge devices. However, the current research on the NoC structure is mainly aimed at available on-chip multi-core systems. The uncertainty of the routing path is high, the routing structure is complex, and it occupies many hardware resources, so it is not suitable for multi-signal processing of edge devices. In this paper, based on the above research, we propose a resource-saving customizable pipeline network architecture for multi-signal processing in edge devices. The main contributions of this paper are summarized as follows:

- 1. This paper proposes a resource-saving customizable pipeline network (RSCPN) architecture. This architecture significantly improves the flexibility of multi-signal processing in edge devices, improves resource utilization, and further increases the performance potential of edge devices.
- 2. This paper proposes a space-optimized resource allocation method for RSCPN. Under the premise of comprehensively considering the reusability of processing units, execution time of different processing units, resource occupancy, real-time performance and other factors, the method realizes the optimal allocation of space resources.
- 3. This paper designs a flexible and customizable pipeline routing unit, establishes a resource-saving irregular topology, and proposes a coordinate addressing method for irregular topology. The method reduces the useless paths of the traditional routing topology and reduces the consumption of routing resources to ensure the flexibility of signal pipeline processing.

The remainder of this paper is organized as follows. Section 1 introduces the current status of the signal processing method and network-on-chip technology and proposes the research content of this article. Section 2 introduces the resource-saving customizable pipeline network architecture. Section 3 introduces the comparative experiments of RSCPN and other methods. Section 4 analyzes the advantages and disadvantages of different methods based on the experimental results, and Section 5 summarizes the paper's conclusion.

2. Resource-Saving Customizable Pipeline Network Architecture

In view of the fact that the multi-signal processing process is relatively fixed, and different signals may require the same processing unit, combined with the idea of the network-on-chip, we have designed a resource-saving customizable pipeline network architecture for multi-signal processing in edge devices, as shown in Figure 3.



Figure 3. The resource-saving customizable pipeline network architecture.

This structure regards the signal processing unit as a resource and uses a customizable pipeline routing between resources to realize data transmission, which significantly improves the flexibility of pipeline signal processing. At the same time, the structure uses the pipeline routing unit to multiplex the processing units with the same function, which reduces resource consumption. Each processing unit adopts a pipeline structure, which can support the continuous processing of pipeline data, as shown in the green part of Figure 3. The data transmission between the routing units also adopts the pipeline structure. The routing unit does not cache data, but only caches the routing information of the data so that the data can be processed and output at the same time, as shown in the blue part of Figure 3. The traditional NoC routing unit generally needs to wait for data packet transmission to be completed before processing, and its transmission time will significantly increase the overall processing time. In this structure, the transmission and processing of data are carried out simultaneously in the form of pipelines, and the transmission time has little influence on the overall processing time.

2.1. Space-Optimized Resource Allocation Method

In order to reduce the resource occupancy of RSCPN for multi-signal processing, we propose a spatially optimal resource allocation method. Suppose a processing system has N input $\{s_1, s_2, \ldots, s_n\},\$ signals, S and the corresponding sampling rate $Sap = \{sap_1, sap_2, \ldots, sap_n\}$. Under normal circumstances, the data sampling speed will be lower than the data processing speed, so we generally package the data first and then process it to reduce the waiting time consumption and improve the utilization rate of hardware resources. The amount of data to be processed in each signal is $PKGn = \{pkgn_1, pkgn_2, \dots, pkgn_n\}$. We obtain the ready time of each packet $Tpkg = \{tpkg_1, tpkg_2, \dots, tpkg_n\}$ according to the sampling rate:

$$Tpkg = \frac{PKGn}{Sap} \tag{1}$$

where t_c represents the period in which all signals will appear an integer number of times and at least once. t_c should be equal to the least common multiple of *TPKG*:

$$t_c = LCM(tpkg_1, tpkg_2, \dots, tpkg_n)$$
⁽²⁾

Assume that there are *m* different processing units *PU* in the above signal processing.

$$PU = \{pu_1, pu_2, \dots, pu_m\}$$
(3)

A processing unit may be used in multiple signal processing. PUs_i represents the processing units PU_i used in *k* signals:

$$PUs_i = \{s_{ui1}, \dots, s_{uik}\}, k \in [1, n]$$
(4)

The time occupied by each operation TPU_i is positively related to the complexity of the operation $O(PU_i)$ and the length of the data processed by the operation. We can use this feature to estimate the maximum time for each operation.

$$TPUm_i \propto \{tpkg_i, O(PU_i)\}, i \in [1, n]$$
(5)

According to Equations (4) and (5), the total processing time required by the processing unit in a certain cycle can be calculated as

$$TPUp_i = \sum_{j=1}^{k} TPUm_{uij} \times \frac{t_c}{tpkg_{uij}}$$
(6)

In order to avoid the problem that a processing unit is blocked due to too many tasks, the following conditions must be met:

$$\forall TPUp_i \le t_c, i \in [1, n] \tag{7}$$

To increase the robustness of resource planning, we add a redundancy factor θ to the above equation. The general value range of θ is (0.8, 1).

$$\forall TPUp_i \le t_c \times \theta, i \in [1, n] \tag{8}$$

If there is $TPUp_i$ that does not satisfy Equation (8), we increase the number of PU_i in this system:

$$N_{pu_i} = \lceil \frac{t_c}{TPUp_i} \rceil \tag{9}$$

We evenly distribute the original signal to be processed by PUs_i in Equation (4) to $N_{pu_i} PUs_i$. We then loop through all PUs_i until all PUs_i meet the above conditions. Then, these processing units are connected by pipeline units in processing order.

In addition, when some processing units have simple logic and occupy fewer resources, it may happen that the resources saved are less than the resources consumed by the pipeline routing unit:

$$Rpu_i \times N_{pu_i} < Rpr_i \tag{10}$$

where Rpu_i represents the resources occupied by the processing unit *i*, and Rpr_i represents the resources occupied by the corresponding routing unit *i*. In this case, we can implement the corresponding signal processing by direct connection without using the pipeline routing unit.

2.2. Pipeline Structure Establishment and Coordinate Assignment of Processing Units

The multi-signal processing unit forms an irregular pipeline network structure after the space-optimized resource allocation method. We use an example to describe the pipeline structure establishment and the coordinate assignment of the processing units. Suppose that there is such a requirement for multi-signal processing independent of each other, as shown in Figure 4. Each signal undergoes multiple signal processing operations to obtain the output result; for example, sa1 needs to go through P11, P12, and P13 to obtain the output result. The ID of the processing unit is marked by 2D coordinates. The color of the processing unit in the figure represents the type of processing unit. Processing units of the same color have the same function; for example, processing units P11, P21, P31 have the same function.



Figure 4. An assumption of the independent multi-signal processing method.

Assuming that these same processing units meet the constraints of the spatially optimal resource allocation method, the structure of the independent multi-signal processing method after the spatially optimal resource allocation method is shown in Figure 5. In order to improve the utilization of coordinate IDs, we rearranged the IDs in Figure 4. First of all, we divided the signals with the same processing operation into a group; then, the 6 signals can be divided into 3 groups, *G*1, *G*2, and *G*3, as shown in Equation (11).

$$G1 = \{SA1, SA2, SA3\}$$

$$G2 = \{SB1, SB2\}$$

$$G3 = \{SC1\}$$
(11)

Then, the processing units of each group are numbered according to the 2D coordinates. The abscissa represents the group $num(G_x)$; for example, the abscissas of the processing units in *G*1, *G*2, and *G*3 are [1, 2, 3], and the ordinate represents the sequence of the processing units.

$$Pg1 = \{P11, P12, P13\}$$
(12)

If the processing unit in the previous group is used in the current group, then the number of the previous group is used directly, as shown in Equation (13). The resulting pipeline structure of independent multi-signal processing method is shown in Figure 5.



Figure 5. The pipeline structure of the independent multi-signal processing method.

Except for the above-mentioned multi-signal independent situation, multi-signal fusion processing is also common in signal processing. We use an example of multi-signal fusion processing to show the structure of multi-signal fusion processing. Suppose there is such a requirement for multi-signal fusion processing, as shown in Figure 6. Signal SA1 first passes through processing units P11 and P12. Signal SB1 first passes through processing units P21 and P22, and signal SC1 first passes through processing units P31 and P32. Then, signal SA1, SB1, SC1 are, respectively, input into the P13 fusion processing unit to obtain the processing result. Assuming that these same processing units meet the constraints of the spatially optimal resource allocation method, the structure of the independent multi-signal processing method after the spatially optimal resource allocation method is shown in Figure 7. Due to the uncontrollable routing delay, multiple groups of signals that need to be merged and processed may not arrive at the fusion processing unit in sequence. Therefore, in order to avoid functional errors, we do not merge the fusion processing units P13 and P23.

(13)



Figure 6. An assumption of the fusion-type multi-signal processing method.



Figure 7. The pipeline structure of the fusion-type multi-signal processing method.

2.3. Coordinate Addressing Method for Irregular Topology

Different from the traditional regular NoC structure, we cut out the unnecessary routing paths in RSCPN, which further reduces the complexity of routing addressing and the consumption of routing units. Different routing units in Figure 5 have different numbers of interfaces. The traditional coordinate addressing method cannot be used in this irregular routing structure. Therefore, on the basis of coordinate addressing, we propose a coordinate addressing method for irregular topology. Irregular routing addressing is mainly divided into two cases. In RSCPN, most routing addressing can find the corresponding processing unit at the next level of routing. To further increase flexibility, the structure also supports addressing across processing units.

2.3.1. Flexible and Customizable Pipeline Routing Unit Design

Traditional NoC routing units generally have complex arbitration mechanisms, data buffers, etc., which occupy a large amount of resources. In order to meet the routing addressing requirements of irregular topologies and reduce the resource occupation of traditional NoC routing units, we have designed a resource-saving pipeline routing unit that can be flexibly tailored, as shown in Figure 8a. The unit consists of multiple groups of child interfaces (N_c), multiple groups of parent interfaces (N_p), local interfaces, switch switches, and routing management units. The structure of the child and parent interface mainly includes a data interface and routing interface. The data interface is responsible for data transmission, using the AXI bus of Xilinx; the child is the slave, and the parent is the master. The local interface is responsible for connecting with processing resources and also uses the AXI bus for data transmission. The switch is responsible for establishing the connection between child, parent and local processing resources. The routing interface is responsible for routing addressing and routing establishment, as shown in Figure 8b. "R2 Status" represents the current status of route R2; "R2 function" represents the function code of the processing unit connected to route R2 and is also the coordinates of route R2. "R1 Request" represents route R1 sending a connection request to R2; "R2 Reply" represents the result of routing R2's reply to R1. "R1 remaining function codes" represents the remaining operations of the packet sent by routing R1.



Figure 8. The pipeline routing unit and its interface.

The inside of the pipeline routing unit is also designed with the idea of the pipeline. With the pipeline processing unit, the pipeline processing unit can realize simultaneous input, processing and output operations, as shown in the Figure 9. The "child" represents the data of the input interface, and the "parent" represents the data of the output interface after processing. Different from the traditional packet routing method, the pipeline structure realizes that when data is input, it can be output at the same time, which greatly improves the efficiency of data processing.

Set child 8 2 3 4 5 6 7 6 6 101 112 13 14 15 16 17 18 20 21 22 > M process 102 0 100 101 102 103 104 105 166 107 108 108 110 111 112 113 114 115 116 117 118 119 120 121 122 > M parent X x 100 101 102 103 104 105 106 101 110 110 110 110 110 110 110 110 110 110 110 110 110 112 121 122 121 122

Figure 9. An example of simultaneous input and output. "child" represents the input data [0, 1, ..., 22], "process" represents the data in the process [100, 101, ..., 122], "parent" represents the output data [100, 101, ..., 122].

The pipeline routing unit can quickly obtain new routing units with different numbers of child and parent interfaces by cutting. The resource occupation of routing units with different numbers of interfaces is shown in Figure 10. Using routing units with a corresponding number of interfaces in actual use will reduce resource waste. Compared with the traditional routing unit structure of the network-on-chip, the pipeline routing unit saves a lot of resources due to its simple structure. According to reference [24], we compare the routing unit structure and pipeline routing structure of the traditional on-chip network, as shown in Figure 11. Under the same condition with 4 interfaces, the pipeline routing unit consumes the least resources. The LUTS of the pipeline routing only occupies 30.8% of the "MESH" routing. The FFS of the pipeline routing only occupies 67.2% of the "MESH" routing.



Figure 10. Resource occupation of pipeline routing units with different numbers of interfaces.



Figure 11. Comparison of resource occupancy of routing units with 4 interfaces in different topologies.

2.3.2. Route Establishment Process of a Single Pipeline Routing Unit

Based on the pipeline routing unit, we design a route establishment process of pipeline processing method. The route establishment process of a single pipeline routing unit is shown in Algorithm 1.

Algorithm 1 Route establishment process. **initial**: R(i-1): The previous routing unit; R(i): The current routing unit; R(i+1): The next routing unit; $R(i)_{in} = [R(i)_{in1}, R(i)_{in2}, R(i)_{inm}]$: R(i) has m input ports; $R(i)_{out} = [R(i)_{out1}, R(i)_{out2}, R(i)_{outn}]$: R(i) has n output ports; **input**: $R(i-1)_{req}$: Connection request from R(i-1); $R(i-1)_{rfc}$: Remaining function codes of R(i-1); $R(i+1)_{locf}$: R(i+1)'s local function code; $R(i+1)_{sts}$: R(i+1)'s current state; **output**: $R(i)_{rpy}$: R(i)'s reply to the request of R(i+1); $R(i)_{sts}$: R(i)'s current state; $R(i)_{locf}$: R(i)'s local function code; $R(i)_{rfc}$: Remaining function codes of R(i); $R(i)_{reg}$: R(i)'s Connection request to R(i+1)1: $R(i)_{sts} = 0;$ 2: $R(i)_{locf} = LOCF;$ //Localfunctioncode 3: for j = 1 : m//Respond to connection requests if $R(i-1)_{req} \in R(i)_{inj} \neq 0$ && $R(i)_{sts} == 0$ 4: $R(i)_{rmu} = 1;$ //ready to transfer data 5: $R(i)_{sts} = 1;$ 6: $if(R(i-1)_{rfc} \& 0xff == R(i)_{locf})$ 7: $R(i)_{locf} = (R(i-1)_{rfc} >> 8;$ 8: 9: endif 10: endfor 11: if $R(i)_{sts} \neq 0$ //Send connection request to the next route(ignore local processing) 12: for k = 1 : n

14:
$$R(i)_{req} = 1;$$

15: endfor

16: endif

2.3.3. Route Establishment Process of the RSCPN

We use the structure in Figure 5 as an example to describe the entire route search and establishment process, as shown in Figure 12. For the convenience of showing the processing flow of the pipeline method, we assume that each processing unit takes the same amount of time and ignore the route establishment time. In practice, the time of each processing unit is different, but the processing flow of the pipeline is consistent.



Figure 12. The processing flow of the pipeline method. T1–T6 in the figure represent different moments and T1 < T2 < T3 < T4 < T5 < T6.

Based on the structure of Figure 5, we built a pipeline processing system as shown in Figure 13 in vivado to verify the pipeline processing function of the system. In order to facilitate verification, all processing units use multiplication and addition operation units with the same function and different IDs. Part of the simulation results are shown in Figure 14. The process of multi-signal processing is addressed, processed and transmitted according to the coordinate addressing method of our design of irregular topology. The figure shows the process of part of the signal passing through different signal processing units.



Figure 13. Structure diagram of the pipeline processing system.

														1, 178. 100 ns
Name	Value	0.000 ns	100.000 ns	200.000 ns	300.000 ns	400.000 ns	500.000 ns	600.000 ns	700.000 hs	800.000 ns	900.000 15	1,000.000 ns	1, 100.000 ns	1, 200.000 ns 1, 3
14 clk	1													
🐫 rst_n	1													
> W SA1[31:0]	22	⁰ 2 S/	A1						22					
> W SA2[31:0]	1022		0	SA2						1022				
> V SA3[31:0]	2022	K		0			SA	13				2022		
> 😽 SB1[31:0]	3022		B1						3022					
> 😻 SB2[31:0]	4022	K	0			SB2					4022			
> 👽 SC1[31:0]	5022	K			0				SC1	K			5022	
> 🖬 N11_Child	2022		1 22	SA2		1022	S/	A3				2022		
> WN11_Parent	2022	_ •)	SA1	22	1000	SA2	1022	200	0	SA3			2022	
> 👹 N12_Child	2022	x	SA1	22	SB1	022 SA	2 1022	SB2	4022	SA3			2022	
> 👹 N12_Parent	2022	0	SA	22	SB1	3022	SA2	1022	B2 402:	SA3			202	
> 👹 N13_Child	2022	×	SA	22	SB1	3022	SA2	1022	SB2 402	2 SA3			202	2
> 👹 N13_Parent	2022	(°		SA1		22	SA2		1022		SA3			2022
> 😻 OUT[31:0]	5022		0	SA1	22	SB1	3022	SA2	1022 S	4022	SA3	2022	SC1	5022

Figure 14. Simulation results of the pipeline processing system.

3. Experiment

In order to verify the effect in the actual scene, we designed a relatively common signal processing scene, as shown in Table 1. A total of 6 groups of signals with different sampling rates and characteristics underwent amplitude transformation, denoising reduction/low pass filters, and FFT (fast Fourier transform)/STFT (short-time Fourier transform).

	Table 1. /	An instance	of the need	for multip	ple signal	processing.
--	------------	-------------	-------------	------------	------------	-------------

Signal ID	Sampling Rate	Amount of Data at One Time	Process 1	Process 2	Process 3
C A 1	10 Mana	1024	P11:*10	P12:Denoising Reduction	P13:FFT
SAI	10 Msps	1024	(4.148 us)	(4.256 us)	(12.818 us)
C A 2	10 Maraa	1004	P11:*10	P12:Denoising Reduction	P13:FFT
SAZ	10 Msps	1024	(4.148 us)	(4.256 us)	(12.818 us)
642	10 Mana	1024	P11:*10	P12:Denoising Reduction	P13:FFT
5A3	10 Msps	1024	(4.148 us)	(4.256 us)	(12.818 us)
CD1	10 Maraa	F10	P21:*20	P12:Denoising Reduction	P23:STFT
501	10 Msps	512	(2.056 us)	(2.208 us)	(6.584 us)
CDO	10 Maraa	F10	P21:*20	P12:Denoising Reduction	P23:STFT
5D2	10 Msps	512	(2.056 us)	(2.208 us)	(6.584 us)
0.01	1	250	P21:*20	P32:Low Pass Filter	. ,
SCI	1 Msps	256	(1.035 us)	(1.180 us)	

Among them, SA1, SA2, SA3, SB1, and SB2 have the same sampling rate, and need to perform the same denoising reduction operation; SA1, SA2, SA3 have the same single processing data length, amplitude transformation operation (*10), and the same FFT operation; SB1, SB2, SC1 have the same amplitude transform operation (*20); and SB1, SB2 have the same single processing data length and the same STFT operation. The times below each processing operation are estimated processing times with a system clock of 250 MHz. We use the RSCPN, parallel structure and computer, respectively, to implement the above multi-signal processing, and then compare the resource consumption, execution time and execution results of the three methods.

We use the space-optimized resource allocation method to handle the above requirements:

$$\begin{split} T_{pkg} &= \{\frac{1024}{10 \text{Msps}}, \frac{1024}{10 \text{Msps}}, \frac{1024}{10 \text{Msps}}, \frac{512}{10 \text{Msps}}, \frac{512}{10 \text{Msps}}, \frac{512}{10 \text{Msps}}, \frac{256}{1 \text{Msps}}\} \\ &= \{102.4\text{us}, 102.4\text{us}, 102.4\text{us}, 51.2\text{us}, 51.2\text{us}, 256\text{us}\} \\ t_c &= LCM(T_{pkg}) = 512\text{us} \\ TPU_{p_{11}} &= 4.418\text{us} * \frac{512\text{us}}{102.4\text{us}} * 3 = 66.27\text{us} \\ TPU_{p_{12}} &= 4.256\text{us} * \frac{512\text{us}}{102.4\text{us}} * 3 + 2.208\text{us} * \frac{512\text{us}}{51.2\text{us}} * 3 = 130.08\text{us} \\ TPU_{p_{13}} &= 12.818\text{us} * \frac{512\text{us}}{102.4\text{us}} * 3 = 192.27\text{us} \\ TPU_{p_{21}} &= 2.056\text{us} * \frac{512\text{us}}{51.2\text{us}} * 2 + 1.035\text{us} * \frac{512\text{us}}{256\text{us}} = 43.19\text{us} \\ TPU_{p_{23}} &= 6.584\text{us} * \frac{512\text{us}}{51.2\text{us}} * 2 = 131.68\text{us} \\ TPU_{p_{32}} &= 1.180\text{us} * \frac{512\text{us}}{256\text{us}} * 1 = 2.36\text{us} \\ \forall TPU_{p_32} &\leq t_c \times \theta = 512\text{us} * 0.8 = 409.6\text{us} \end{split}$$

The allocation of all processing units met the requirements of the space-optimized resource allocation method. Then, we obtained the pipeline structure shown in Figure 15a, and the execution results are shown in the Figure 15b. The red text and boxes in the figure represent the input and output positions of the signal on the time axis.







(b) Execution result.

Figure 15. The pipeline structure and execution results for multi-signal processing in Table 1.

In addition, we used the parallel pipeline method and the computer to realize the above-mentioned multi-signal processing. The structure diagram and simulation results of the parallel pipeline method are shown in Figure 16. The computer configuration is as follows: CPU I7-7700K, GPU GTX1060-6G, environment Matlab.



(a) The parallel pipeline structure.





For the convenience of comparison, we started from the beginning of a certain large period (t_c), at which time all signals were ready for a set of data to be processed, as shown in Figures 15b and 16b At this time, the processing task was the heaviest, which better reflects the execution effect. Partial signal results were obtained by different processing methods, as shown in the Figure 17. The results obtained by the above 6 groups of signals through the three methods are consistent.

From the point of view of resources, the method of using computer processing takes up the most resources. The resource comparison between RSCPN and the traditional parallel method is as shown in Figure 18. The resources occupied by RSCPN are far less than the traditional parallel methods. LUTs only occupy 45.3%, FFs only 43.7%, BRAM only 37.5%, and DSP only 35.4%. Under the premise of meeting the execution time requirements, the more the same processing units, the more obvious the effect of this resource saving will be. Figure 19 shows the execution time when different methods perform the busiest multisignal processing operation. Before the arrival of the next valid data (appearance time of the next data packet of SB1 and SB2: 51.2 us), both RSCPN and traditional parallel processing methods have completed the above operations, and the computer did not complete the execution until 2073.85 us. Therefore, both RSCPN and traditional parallel processing methods can meet the requirements of real-time signal processing.



Figure 17. Partial signal results obtained by different processing methods.



Figure 18. Comparison of resource occupancy of different methods.



Figure 19. Execution time comparison of different methods.

4. Disscusion

4.1. Compared with the Single-Chip Signal Processing System

Traditional single-chip signal processing systems collect and process data serially, while multi-channel signals are collected and processed by serial number polling. The RSCPN designed in this paper adopts the pipeline processing method, which dramatically improves data collection and processing ability and speed. The traditional single-chip signal processing system has a simple design suitable for situations with low sampling and a low number of signals. The RSCPN is more suitable for high-speed, multi-channel situations.

4.2. Compared with the Computer

The computer is more suitable for non-real-time large-scale signal processing, and its performance is relatively poor in real-time systems. Furthermore, the resources, cost, and power consumption of computers are not applicable to edge devices.

4.3. Compared with Traditional Parallel Processing System with FPGA

A traditional parallel processing system with FPGA is suitable for multi-channel, high-rate scenarios. However, as the number of signal processing channels increases, the resources occupied by this method are correspondingly doubled. The RSCPN designed in this paper can avoid this situation. However, with the increase in the number of signal processing channels, the resources occupied by the RSCPN designed in this paper will also increase, although the increase will be lower than that of the FPGA parallel signal processing system.

4.4. Compared with Network-on-Chip

The routing unit of the network-on-chip includes functions such as data buffering and more complex routing arbitration. It has a complex structure and occupies many resources. However, the pipeline routing unit structure in RSCPN does not cache data, and routing arbitration is relatively simple, occupying fewer resources.

4.5. Discussion of Flexibility

The RSCPN designed in this paper encapsulates commonly used signal processing operations in processing units and uses pipeline routing units to connect these signal processing operation units. Since the signal processing unit adopts the same design method, we can quickly carry out the secondary design through the configuration software according to the requirements. When the required changes are small, we can modify the input signal processing function sequence to complete the function change.

5. Conclusions and Extensions

With the rapid development of edge computing, the requirements for industrial condition monitoring, fault diagnosis, and health management are becoming more and more complex. Traditional serial and parallel signal processing architectures cannot resolve the conflict between increasingly complex processing requirements and resource-constrained edge devices. Therefore, we propose a resource-saving customizable pipeline network architecture for multi-signal processing in edge devices. This architecture reduces the resources required for multi-signal processing, further exploiting the performance potential of edge devices. This paper designs a space-optimized resource allocation method, which significantly reduces the resource requirements of multi-signal processing on the premise of meeting the real-time requirements. This paper designs a pipeline routing unit and a coordinate addressing method for irregular topology, which greatly reduces the resource consumption and time consumption in the routing process on the premise of ensuring flexibility and reliability. This architecture has positive significance for the performance improvement of edge devices and provides a new solution to the rapidly developing edge computing needs. In typical edge computing scenarios such as industrial site monitoring, fault diagnosis, and health management, this architecture can reduce the cost of edge devices and bring great economic benefits.

Author Contributions: Conceptualization, P.S. and Y.Q. (Youtian Qie); Formal analysis, P.S., Y.Q. (Youtian Qie) and C.H.; Investigation, Y.Q. (Youtian Qie) and H.L.; Methodology, P.S., Y.Q. (Youtian Qie), Y.L. and Y.Z.; Project administration, C.H. and P.S.; Resources, C.H., Y.L. and Y.H.; Validation, P.S., Y.Q. (Youtian Qie), Y.H., H.L. and Y.Z.; Writing—original draft, Y.Q. (Youtian Qie) and Y.L.; Writing—review & editing, Y.Q., Y.L., H.L., Y.Z. and Y.Q. (Yishen Qi). All authors have read and agreed to the published version of the manuscript.

Funding: This work was supported by the National Basic Scientific Research Program of China (Grant No. JCKY2019602B002 and No. JCKY2020204C021).

Institutional Review Board Statement: Not applicable.

Informed Consent Statement: Not applicable.

Data Availability Statement: Not applicable.

Conflicts of Interest: The authors declare no conflict of interest.

References

- Abreha, H.G.; Hayajneh, M.; Serhani, M.A. Federated Learning in Edge Computing: A Systematic Survey. Sensors 2022, 22, 450. [CrossRef] [PubMed]
- Liu, D.; Liang, H.; Zeng, X.; Zhang, Q.; Zhang, Z.; Minhong, L. Edge Computing Application, Architecture, and Challenges in Ubiquitous Power Internet of Things. *Front. Energy Res.* 2022, 10. [CrossRef]
- Chen, S.; Eldar, Y.C.; Zhao, L. Graph Unrolling Networks: Interpretable Neural Networks for Graph Signal Denoising. *IEEE Trans. Signal Process.* 2021, 69, 3699–3713. [CrossRef]
- 4. Yang, F.; Enzner, G.; Yang, J. A Unified Approach to the Statistical Convergence Analysis of Frequency-Domain Adaptive Filters. *IEEE Trans. Signal Process.* **2019**, *67*, 1785–1796. [CrossRef]
- Nadarajan, S.; Panda, S.K.; Bhangu, B.; Gupta, A.K. Online Model-Based Condition Monitoring for Brushless Wound-Field Synchronous Generator to Detect and Diagnose Stator Windings Turn-to-Turn Shorts Using Extended Kalman Filter. *IEEE Trans. Ind. Electron.* 2016, 63, 3228–3241. [CrossRef]
- Ruiz-Carcel, C.; Jaramillo, V.H.; Mba, D.; Ottewill, J.R.; Cao, Y. Combination of process and vibration data for improved condition monitoring of industrial systems working under variable operating conditions. *Mech. Syst. Signal Process.* 2015, 66–67, 699–714. [CrossRef]
- He, J.; Yang, Q.; Wang, Z. On-line fault diagnosis and fault-tolerant operation of modular multilevel converters-A comprehensive review. CES Trans. Electr. Mach. Syst. 2020, 4, 360–372. [CrossRef]
- Qin, A.; Hu, Q.; Lv, Y.; Zhang, Q. Concurrent Fault Diagnosis Based on Bayesian Discriminating Analysis and Time Series Analysis With Dimensionless Parameters. *IEEE Sens. J.* 2019, 19, 2254–2265. [CrossRef]
- Liu, X.; Song, P.; Yang, C.; Hao, C.; Peng, W. Prognostics and Health Management of Bearings Based on Logarithmic Linear Recursive Least-Squares and Recursive Maximum Likelihood Estimation. *IEEE Trans. Ind. Electron.* 2017, 65, 1549–1558. [CrossRef]
- 10. Wang, D.; Tsui, K.L.; Miao, Q. Prognostics and Health Management: A Review of Vibration Based Bearing and Gear Health Indicators. *IEEE Access* 2018, *6*, 665–676. [CrossRef]
- Peng, B.; Wan, S.; Bi, Y.; Xue, B.; Zhang, M. Automatic Feature Extraction and Construction Using Genetic Programming for Rotating Machinery Fault Diagnosis. *IEEE Trans. Cybern.* 2021, *51*, 4909–4923. [CrossRef] [PubMed]

- 12. Jiang, X.; Zeng, X.; Sun, J.; Chen, J. Distributed Solver for Discrete-Time Lyapunov Equations Over Dynamic Networks with Linear Convergence Rate. *IEEE Trans. Cybern.* **2022**, *52*, 937–946. [CrossRef] [PubMed]
- Song, W.; Liu, W.; Pan, Y. Design of Intelligent Rainwater Detection Window Based on STM32 Single-Chip Microcomputer. In Proceedings of the 2019 Chinese Automation Congress (CAC), Hangzhou, China, 22–24 November 2019; pp. 278–281. [CrossRef]
- İlhan, H.O.; Aydin, N. The contribution of DSP integration to ARM cores in SBCs for the video decoding process. In Proceedings of the 2017 IEEE International Conference on Power, Control, Signals and Instrumentation Engineering (ICPCSI), Chennai, India, 21–22 September 2017; pp. 3128–3131. [CrossRef]
- 15. Butt, U.M.; Khan, S.A.; Ullah, A.; Khaliq, A.; Reviriego, P.; Zahir, A. Towards Low Latency and Resource-Efficient FPGA Implementations of the MUSIC Algorithm for Direction of Arrival Estimation. *IEEE Trans. Circuits Syst. I Regul. Pap.* **2021**, *68*, 3351–3362. [CrossRef]
- Won, J.Y.; Lee, J.S. Highly Integrated FPGA-Only Signal Digitization Method Using Single-Ended Memory Interface Input Receivers for Time-of-Flight PET Detectors. *IEEE Trans. Biomed. Circuits Syst.* 2018, 12, 1401–1409. TBCAS.2018.2865581. [CrossRef] [PubMed]
- 17. Gul, S.; Siddiqui, M.F.; Rehman, N.u. FPGA-Based Design for Online Computation of Multivariate Empirical Mode Decomposition. *IEEE Trans. Circuits Syst. I Regul. Pap.* **2020**, *67*, 5040–5050. [CrossRef]
- Guner, K.K.; Gulum, T.O.; Erkmen, B. FPGA-Based Wigner?Hough Transform System for Detection and Parameter Extraction of LPI Radar LFMCW Signals. *IEEE Trans. Instrum. Meas.* 2021, 70, 1–15. [CrossRef]
- Weiyi, S.; Di, Y.; Xiaoyu, L.; Ke, S. Parallelization method of digital signal processing based on multi-core pipeline. In Proceedings of the 2017 IEEE 17th International Conference on Communication Technology (ICCT), Chengdu, China, 27–30 October 2017; pp. 350–354. [CrossRef]
- Gou, Y.; Tang, Y.; Du, X.; Huang, Z. Multi-channel wideband signal full bandwidth synchronous acquisition method. In Proceedings of the 2021 IEEE 4th Advanced Information Management, Communicates, Electronic and Automation Control Conference (IMCEC), Chongqing, China, 18–20 June 2021; Volume 4, pp. 1451–1455. [CrossRef]
- Adda, M.; Peratikou, A. Routing and Fault Tolerance in Z-Fat Tree. *IEEE Trans. Parallel Distrib. Syst.* 2017, 28, 2373–2386. [CrossRef]
- 22. Wang, L.; Liu, L.; Han, J.; Wang, X.; Yin, S.; Wei, S. Achieving Flexible Global Reconfiguration in NoCs Using Reconfigurable Rings. *IEEE Trans. Parallel Distrib. Syst.* **2020**, *31*, 611–622. [CrossRef]
- 23. Bhanu, P.V.; Govindan, R.; Kattamuri, P.; Soumya, J.; Cenkeramaddi, L.R. Flexible Spare Core Placement in Torus Topology Based NoCs and Its Validation on an FPGA. *IEEE Access* **2021**, *9*, 45935–45954. [CrossRef]
- Prabhu Prasad, B.M.; Parane, K.; Talawar, B. Hy-BTree: An efficient Tree based topology for FPGA based NoC implementation. In Proceedings of the 2021 IEEE International Conference on Electronics, Computing and Communication Technologies (CONECCT), Bangalore, India, 9–11 July 2021; pp. 1–6. [CrossRef]