

## Article

# Hot Carrier Stress Sensing Bulk Current for 28 nm Stacked High-k nMOSFETs

Chii-Wen Chen <sup>1</sup>, Mu-Chun Wang <sup>1,\*</sup> , Cheng-Hsun-Tony Chang <sup>1</sup>, Wei-Lun Chu <sup>1</sup>,  
Shun-Ping Sung <sup>2</sup> and Wen-How Lan <sup>3,\*</sup>

<sup>1</sup> Department of Electronic Engineering, Minghsin University of Science and Technology, Hsinchu 30401, Taiwan; cwchen@must.edu.tw (C.-W.C.); chtchang@must.edu.tw (C.-H.-T.C.); vensonpig@gmail.com (W.-L.C.)

<sup>2</sup> Graduate Institute of Mechatronic Engineering, National Taipei University of Technology, Taipei 10608, Taiwan; sam1234808@gmail.com

<sup>3</sup> Department of Electrical Engineering, National University of Kaohsiung, Kaohsiung 81148, Taiwan

\* Correspondence: mucwang@must.edu.tw (M.-C.W.); whlan@nuk.edu.tw (W.-H.L.); Tel.: +886-3-559-3142 (M.-C.W.)

Received: 23 October 2020; Accepted: 4 December 2020; Published: 8 December 2020



**Abstract:** This work primarily focuses on the degradation degree of bulk current ( $I_B$ ) for 28 nm stacked high-k (HK) n-channel metal–oxide–semiconductor field-effect transistors (MOSFETs), sensed and stressed with the channel-hot-carrier test and the drain-avalanche-hot-carrier test, and uses a lifetime model to extract the lifetime of the tested devices. The results show that when  $I_B$  reaches its maximum, the ratio of  $V_{GS}/V_{DS}$  values at this point, in the meanwhile, gradually increases in the tested devices from the long-channel to the short ones, not just located at one-third to one half. The possible rationation is due to the ON-current ( $I_{DS}$ ), in which the short-channel devices provide larger  $I_{DS}$  impacting the drain junction and generating more hole carriers at the surface channel near the drain site. In addition, the decrease in  $I_B$  after hot-carrier stress is not only the increment in threshold voltage  $V_T$  inducing the decrease in  $I_{DS}$ , but also the increment in the recombination rate due to the mechanism of diffusion current. Ultimately, the device lifetime uses Berkley's model to extract the slope parameter  $m$  of the lifetime model. Previous studies have reported  $m$ -values ranging from 2.9 to 3.3, but in this case, approximately 1.1. This possibly means that the critical energy of the generated interface state becomes smaller, as is the barrier height of the HK dielectric to the conventional silicon dioxide as the gate oxide.

**Keywords:** drain current; hot-carrier; impact ionization; high-k; lifetime; substrate current; ALD technology

## 1. Introduction


With the continuous scaling of complementary metal–oxide–semiconductor (CMOS) technology, there are many benefits to metal–oxide–semiconductor field-effect transistors (MOSFETs), including an increasing number of devices in integrated circuits, not only providing impressive electrical performance of the device, but also decreasing the entire power consumption. However, the shorter channel length and thinner gate dielectric thickness of the MOSFET increase the OFF-current including the gate leakage and source/drain (S/D) punch-through effect, and relatively influencing the threshold voltage ( $V_T$ ), short channel effect, and reliability issues [1,2]. In terms of reliability, the device lifetime will be reduced by hot carrier injection (HCI) [3,4]. The most common physical model for HCI is the lucky

carry model built by Hu et al. [5]. Berkeley's model can derive the device lifetime with bulk current (or called substrate current ( $I_{SUB}$ )). The model is shown in Equation (1).


$$\tau \times I_{DS} \propto \left( \frac{I_{SUB}}{I_{DS}} \right)^{-m} \quad (1)$$

where  $\tau$  is the device lifetime,  $I_{DS}$  is the drain-to-source current,  $I_{SUB}$  is the substrate current, and the acceleration factor  $m = \phi_{it}/\phi_i$ , where  $\phi_{it}$  is the critical hot carrier energy required to create an interface state of approximately 3.7 eV and  $\phi_i$  is the minimum hot carrier energy required to create an impact ionization of approximately 1.3 eV for the poly-gate and Si-SiO<sub>2</sub> interface.

The hot carrier effect can be classified into two types: Channel-hot-carrier (CHC) and drain-avalanche-hot carrier (DAHC) tests [6]. The CHC effect means that the carriers near the drain terminal are accelerated by the lateral electric field and travel through the channel [7–12], as shown in Figure 1. The quoted references related to hot-carrier (HC) effects are listed in Table 1. Studies have shown that the maximum  $I_{SUB}$  ( $I_{SUB\_max}$ ) is at  $V_{DS} = V_{GS}$  [13,14]. As  $V_{DS} > V_{GS}$ , the depletion region near the drain site is increased. As the carriers in the channel travel through this region, they are accelerated and energized to become hot carriers. These hot carriers may generate extra electron–hole pairs [15] in the channel, especially in the depletion region of the drain size. This phenomenon is called impact ionization. The generated electron may inject into the gate or drain terminal, and the generated holes trend to the substrate, as shown in Figure 2. The results demonstrate that the  $I_{SUB\_max}$  value is located at  $V_{GS} = V_{DS}/3 \sim V_{DS}/2$  [16,17], called the DAHC effect.



**Figure 1.** Schematic diagram of channel-hot-carrier injection.



**Figure 2.** Major mechanism of drain-avalanche-hot-carrier generation.

In particular, while the thickness of the silicon dioxide ( $\text{SiO}_2$ )-based gate dielectric approaching its physical limitation, at the 45 nm-node-technology generation [18–20], is below 15 Å, gate leakage due to the direct tunneling effect cannot be tolerated at the OFF-current specification. Using the stacked high-k (HK) dielectric ( $\text{HfO}_x/\text{ZrO}_y/\text{HfO}_z$  (HZH)), replacing the conventional  $\text{SiO}_2$  in gate engineering or halo implants and lightly doped-drain (LDD) technology in the surface channel is a couple of attractive metrologies to promote the drive current and decrease the leakage in nano-node process technology [21].

**Table 1.** The comparison of quoted references [7–12,17,22] in the former and present process technologies.

| Reference           | Purpose                                                                                                                                                                     | Stress Method | Specifications                                                                                                                                                                                                                                                                                            |
|---------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Takeda et al. [7]   | Probing the DAHC injection and the substrate current-induced hot-electron injection (SCHE) under submicron process with gate dioxide.                                       | DAHC and SCHE | <ul style="list-style-type: none"> <li>n-MOSFET with 0.8 <math>\mu\text{m}</math> process</li> <li>Gate dioxide, <math>T_{\text{ox}} \approx 10</math> nm</li> <li>CADDET simulator</li> <li>DAHC dominating HCD</li> </ul>                                                                               |
| Abramo et al. [8]   | Using a Monte Carlo simulator to quantify the electron energy distribution in Si devices at low applied voltages involving the process of carrier heating.                  | DAHC          | <ul style="list-style-type: none"> <li>n-MOSFET with 0.25 <math>\mu\text{m}</math> process</li> <li>Gate dioxide, <math>T_{\text{ox}} \approx 5</math> nm</li> <li>Monte Carlo Simulator</li> <li>Electron energy distribution</li> <li>Carrier heating</li> <li>Electron–electron interaction</li> </ul> |
| Yu et al. [9]       | Exposing the hot-carrier effect related to the channel implantation process influencing the normal and reverse short-channel effect LDD MOSFETs down to 0.1 $\mu\text{m}$ . | CHC           | <ul style="list-style-type: none"> <li>n-MOSFET with 0.1 <math>\mu\text{m}</math> process</li> <li>Gate dioxide, <math>T_{\text{ox}} \approx 2.6</math> nm</li> <li>CADDET simulator</li> <li>reverse short-channel effect</li> <li>Pocket implant</li> </ul>                                             |
| La Rosa et al. [10] | Reviewing the CHC mechanism and its effects on n-MOSFETs of deep submicron CMOS bulk technologies guided into the carrier dominant energy.                                  | CHC           | <ul style="list-style-type: none"> <li>n-MOSFET below 0.25 <math>\mu\text{m}</math> process</li> <li>Gate dioxide, <math>T_{\text{ox}} \approx 3.3</math> nm</li> <li>R-D model</li> <li>Forming gas, <math>\text{H}_2</math></li> <li>Carrier dominant energy</li> </ul>                                 |


Table 1. Cont.

| Reference             | Purpose                                                                                                                                                                                       | Stress Method              | Specifications                                                                                                                                                                                                                                                                  |
|-----------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Mahapatra et al. [11] | Reviewing the physical mechanisms of transistor parameter shift due to hot-carrier degradation (HCD) in n-MOSFETs.                                                                            | CHC and DAHC               | <ul style="list-style-type: none"> <li>Channel length: <math>\sim 2 \mu\text{m}</math> to <math>\sim 20 \text{ nm}</math></li> <li>Gate dioxide, <math>T_{\text{ox}}</math>: 20 to 1 nm</li> <li><math>V_D</math>: 10 to 1 V</li> <li>S/D junction depths</li> </ul>            |
| Mahapatra et al. [12] | Reviewing the technology scaling including the stress temperature and performing the comparison of dc and ac stress                                                                           | CHC under dc and ac stress | <ul style="list-style-type: none"> <li>Time kinetics</li> <li>N-MOSFET and FinFET</li> <li>LDD and SDE n-MOSFETs</li> </ul>                                                                                                                                                     |
| Acovic et al. [17]    | Reviewing the hot-carrier effects and reliability problem in MOSFET                                                                                                                           | DAHC and ac stress         | <ul style="list-style-type: none"> <li>Time kinetics</li> <li>SOI MOSFET and bulk MOSFET</li> <li>Effects of scaling on the HCD</li> <li>Stress temperature effect</li> </ul>                                                                                                   |
| Amat et al. [22]      | Presenting a comprehensive study on CHC degradation in short-channel MOSFETs with high-k dielectric                                                                                           | CHC and ac stress          | <ul style="list-style-type: none"> <li>BTI effect</li> <li>Modified the LEM model.</li> <li>Quasi-static behavior</li> </ul>                                                                                                                                                    |
| This work             | Studying the degradation mechanisms of substrate current for high-k MOSFETs after HC stresses and exposing the change mechanisms of values of the acceleration factor in lifetime calculation | CHC and DAHC               | <ul style="list-style-type: none"> <li>Lower <math>V_{\text{cc}}</math> (<math>= 0.8 \text{ V}</math>)</li> <li>Lower barrier height</li> <li>High-k dielectric (EOT: <math>\sim 22 \text{ \AA}</math>)</li> <li>Diffusion current model for the nano channel length</li> </ul> |

In this study, we used a HK-stack and metal gate (MG) as the n-MOSFET structure to analyze the variation in substrate current under hot carrier stresses [22]. In Equation (1), the severity of hot carrier injection is observed by the degradation in the substrate current, related to the issues of device lifetime. The other interesting event is to expose the relationship between channel lengths and substrate currents in nano-node n-MOSFETs. In addition, we used different stress conditions to probe the impact of substrate current, and investigated the  $\tau \times I_{\text{DS}}/W$  vs. The  $I_{\text{SUB}}/I_{\text{DS}}$  model extracts the slope parameter  $m$  in Equation (1). In this study,  $V_T$  extraction was followed the constant current methodology. To accelerate the process and circuit development in yield and reliability analysis in the nano-node era, the technology computer-aided design simulator is an appropriate choice as an assistant [23–25].

## 2. Concise Process Flow and Stress Conditions

In this study, the schematic tested devices on 28 nm HK/MG wafers fabricated from the United Microelectronics Corporation (UMC) are used to perform the related extraction and analysis, as shown in Figure 3. After the standard cleaning, an interfacial layer (IL) of  $\text{SiO}_x$  of approximately  $9 \text{ \AA}$  was grown thermally to play a buffer between the surface channel and HK material and resist the nitrogen free radical to arrive at the surface channel to form the silicon nitride. Subsequently, the HK material was deposited as HZH by atomic layer deposition (ALD) technology [26–28]. In sequence, the devices were processed with the decoupled plasma nitridation (DPN) treatment to retard the amount of oxygen vacancies [29,30]. The treatment process employed the annealing temperature ( $700 \text{ }^\circ\text{C}$ ) and nitrogen concentration (8%) after accomplishing an HK layer. The other key processes include an Si-based substrate, channel implantation, S/D engineering, interfacial layer, barrier metal, and low-resistivity Al metal gate. The metal gate was adopted in the gate-last (GL) process technology [31]. This technology provides several good functions to reduce the threshold voltage, gate electrode resistance, power consumption, and gate delay. The detailed 28 nm HK/MG process flow with the GL process can be referred to Wang et al. [21].



**Figure 3.** Schematic cross-section profile of an n-channel metal–oxide–semiconductor field-effect transistor (n-MOSFET).

The basic electrical characteristics and stress tests were performed using a Keithley 4200 Semiconductor Characterization System. The test conditions can be divided into two parts. The first part is that the  $I_{SUB}$  is measured with different channel lengths to observe the impact of the channel length change. The measurement conditions are listed in Table 2. The second part is related to the measurement of the HC degradation test. In these stresses, different stress voltages and channel lengths were applied to sense and analyze the most serious stress method, either CHC or DAHC stress [32]. The measurement conditions are presented in Table 3 with the  $V_T$  extraction metrology following the constant current measurement.

**Table 2.** Measurement conditions for  $I_{SUB}$  values.

| Variable                           | Parameters Setup                                               |
|------------------------------------|----------------------------------------------------------------|
| Device width ( $\mu\text{m}$ )     | 0.3                                                            |
| Vcc (V)                            | 0.8                                                            |
| Dimension ( $\mu\text{m}$ )        | 0.027, 0.03, 0.04, 0.05, 0.06, 0.08, 0.1, 0.5, 1               |
| Stress conditions                  | $V_{GS} = -0.4\text{--}2.3\text{ V}$ ; $V_{DS} = 2.3\text{ V}$ |
| Temperature ( $^{\circ}\text{C}$ ) | 25                                                             |

**Table 3.** Test conditions under HC stresses.


| Variable                           | Parameters Setup                                                                                                                                                             |
|------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Device width ( $\mu\text{m}$ )     | 0.5                                                                                                                                                                          |
| Vcc (V)                            | 0.8                                                                                                                                                                          |
| Stress mode                        | CHC DAHC                                                                                                                                                                     |
| Dimension ( $\mu\text{m}$ )        | 0.03, 0.07, 0.11                                                                                                                                                             |
| $V_{\text{stress}}$                | $V_{GS} = V_{DS} = 1.2\text{ V}, 1.4\text{ V}, 1.6\text{ V}$ $V_{GS}$ at $I_{SUB, \text{max}}$ ; $V_{DS} = 1.2, 1.4, 1.6\text{ V}$                                           |
| Temperature ( $^{\circ}\text{C}$ ) | 25                                                                                                                                                                           |
| Threshold Voltage ( $V_T$ )        | Constant current method to extract $V_T$ values,<br>$V_{T, \text{lin}} = V_{GS}$ at $I_{DS} = 300\text{ nA} \times W/L$ , $V_{DS} = 0.1\text{ V}$ , $V_B = V_S = 0\text{ V}$ |

### 3. Results and Discussion


#### 3.1. The Relationship between the Channel Length and $I_{SUB}$

The  $I_{SUB}$ – $V_{GS}$  curves of n-MOSFETs were measured for different channel lengths, as shown in Figure 4. When the tested device was in the OFF state, the increment in absolute value of gate voltage at the negative  $V_{GS}$  axis increased the  $I_{SUB}$  because of the gate-induced drain leakage effect [33]. However, as the tested device was operated in the ON state, the gate voltage increased, inducing an increment in  $I_{SUB}$ . This effect points to the fact that the average carriers in short channels are hotter and have

more energy to create an impact ionization event. Thus, the rate of increase in  $I_{SUB}$  with the shorter channel-length device is higher than the increase in  $I_{DS}$ . As the channel length of the tested device decreases, the lateral electric field increased, and the  $I_{DS}$  increases, resulting in an impact ionization rate ( $I_{SUB}/I_S$ ), where  $I_S$  is the current sensed at the source terminal, which increases, as shown in Figure 4a. While the channel length decreased, the maximum  $I_{SUB}$  with the increase in  $V_{GS}$  increases, generating a higher impact ionization rate, as shown in Figure 4b. The possible ratiocination indicates that the gate voltage increases, indicating a stronger vertical field, to attract more inversion electrons to recombine the holes in the longer channel length.



(a)




(b)

**Figure 4.** (a) The impact ionization compared with different channel lengths; (b) substrate current with different channel lengths of n-MOSFETs.




### 3.2. $I_{SUB}$ and $V_T$ Degradation after HC Stresses

The stress conditions in the CHC stress mode are listed in Table 3. Figure 5 illustrates that the short channel device causes serious degradation owing to the larger horizontal field from the drain site to the source node, and the higher stress voltage can also increase the device degradation in the  $I_{SUB}$  aspect. In summary, the most obvious degradation for  $I_{SUB}$  is set at the tested device  $W/L = 0.5/0.03 \mu\text{m}$  and the stress voltage at  $V_{GS} = V_{DS} = 1.6 \text{ V}$ . The other degradation index  $V_T$  shifts with different channel lengths, and the different stress voltages are shown in Figure 6. The  $V_T$  shift observed at  $L = 0.03 \mu\text{m}$  and the stress voltage  $V_{GS} = V_{DS} = 1.6 \text{ V}$  are the worst [34–36]. However, as the stress condition is at the higher gate field, the distribution of  $V_T$  shift at  $L = 0.03 \mu\text{m}$  and  $0.11 \mu\text{m}$  is similar, as shown in Figure 6b,d, but not at the lower field, as shown in Figure 6a,c. This speculation is that the capability of trap repair in the lower field is better in the channel, and so is the longer device. Following the research results of Huang et al. [37], they denoted that the drain current in the nano-MOSFETs covers the drift and diffusion currents, fitting well in simulation and measured electrical current–voltage characteristics. In this reference, the carrier conduction in the channel is similar to that in a  $p$ - $n$  junction. The entire current flow in the  $p$ - $n$  junction is mainly dominated by the diffusion mechanism. Therefore, a reasonable speculation of the decrement in  $I_{SUB}$  after HC stress is not only the increase in  $V_T$  indirectly causing the decrease in  $I_{DS}$ , but also the increase in the recombination rate arising from the diffusion current, especially for the nano-node devices. As the channel length is less than  $0.04 \mu\text{m}$ , this consequence is more distinct regardless of the HC stress method.



**Figure 5.** In channel-hot-carrier (CHC) test conditions, the  $I_{SUB}$  at: (a)  $W/L = 0.5/0.03 \mu\text{m}/\mu\text{m}$ , stressed at  $V_{GS} = V_{DS} = 1.2 \text{ V}$ , (b)  $W/L = 0.5/0.03 \mu\text{m}/\mu\text{m}$ , stressed at  $V_{GS} = V_{DS} = 1.6 \text{ V}$ , (c)  $W/L = 0.5/0.11 \mu\text{m}/\mu\text{m}$ , stressed at  $V_{GS} = V_{DS} = 1.2 \text{ V}$ , and (d)  $W/L = 0.5/0.11 \mu\text{m}/\mu\text{m}$ , stressed at  $V_{GS} = V_{DS} = 1.6 \text{ V}$ .




**Figure 6.** In CHC test conditions, the  $V_T$  shift at: (a)  $W/L = 0.5/0.03 \mu\text{m}/\mu\text{m}$ , stressed at  $V_{GS} = V_{DS} = 1.2 \text{ V}$ , (b)  $W/L = 0.5/0.03 \mu\text{m}/\mu\text{m}$ , stressed at  $V_{GS} = V_{DS} = 1.6 \text{ V}$ , (c)  $W/L = 0.5/0.11 \mu\text{m}/\mu\text{m}$ , stressed at  $V_{GS} = V_{DS} = 1.2 \text{ V}$ , and (d)  $W/L = 0.5/0.11 \mu\text{m}/\mu\text{m}$ , stressed at  $V_{GS} = V_{DS} = 1.6 \text{ V}$ .


In the DAHC stress mode, the stress conditions are similar to the CHC stress. The slight difference is that the gate voltage is defined by the  $V_{GS}$  at the maximum  $I_{SUB}$ . The test results show that the maximum  $I_{SUB}$  does not appear in the short-channel device ( $L = 0.03 \mu\text{m}$ ). Therefore, the discussion will only focus on the tested devices with  $L = 0.07 \mu\text{m}$  and  $L = 0.11 \mu\text{m}$ . Figure 7 shows that the most serious degradation of  $I_{SUB}$  is at  $L = 0.07 \mu\text{m}$  and the stress voltage  $V_{DS} = 1.6 \text{ V}$ . The  $V_T$  shift is shown in Figure 8. The worst degradation is at  $L = 0.07 \mu\text{m}$  and the stress voltage  $V_{GS}$  at  $I_{SUB\_max}$  and  $V_{DS} = 1.6 \text{ V}$ . After the DAHC stress, the substrate current is similarly decreased by the increase in  $V_T$ , causing a decrease in  $I_{DS}$  and an increase in the recombination rate from the diffusion current.

By observing the amount of  $V_T$  shift with CHC and DAHC tests, the value of  $V_T$ -shift with the CHC test is higher than that with the DAHC test. This phenomenon is similar to that reported in [32]. As deep analysis, because of the low gate field, the distribution trends of  $V_T$  shift vs. stress time are not the same, which are different from the consequences under the CHC stress. However, the decrease trends of substrate current both before and after the HC stresses seem compatible.





**Figure 7.** In drain-avalanche-hot carrier (DAHC) test mode, the  $I_{SUB}$  at: (a)  $W/L = 0.5/0.07 \mu\text{m}/\mu\text{m}$ , stressed at  $V_{GS}$  at  $I_{SUB\_max}$  plus  $V_{DS} = 1.4 \text{ V}$ , (b)  $W/L = 0.5/0.07 \mu\text{m}/\mu\text{m}$ , stressed at  $V_{GS}$  at  $I_{SUB\_max}$  and  $V_{DS} = 1.6 \text{ V}$ , (c)  $W/L = 0.5/0.11 \mu\text{m}/\mu\text{m}$ , stressed at  $V_{GS}$  at  $I_{SUB\_max}$  and  $V_{DS} = 1.4 \text{ V}$ , and (d)  $W/L = 0.5/0.11 \mu\text{m}/\mu\text{m}$ , stressed at  $V_{GS}$  at  $I_{SUB\_max}$  and  $V_{DS} = 1.6 \text{ V}$ .



**Figure 8.** In DAHC test mode, the  $V_T$  shift at: (a)  $W/L = 0.5/0.07 \mu\text{m}/\mu\text{m}$ , stressed at  $V_{GS}$  at  $I_{SUB\_max}$  plus  $V_{DS} = 1.4 \text{ V}$ , (b)  $W/L = 0.5/0.07 \mu\text{m}/\mu\text{m}$ , stressed at  $V_{GS}$  at  $I_{SUB\_max}$  and  $V_{DS} = 1.6 \text{ V}$ , (c)  $W/L = 0.5/0.11 \mu\text{m}/\mu\text{m}$ , stressed at  $V_{GS}$  at  $I_{SUB\_MAX}$  and  $V_{DS} = 1.4 \text{ V}$ , and (d)  $W/L = 0.5/0.11 \mu\text{m}/\mu\text{m}$ , stressed at  $V_{GS}$  at  $I_{SUB\_max}$  and  $V_{DS} = 1.6 \text{ V}$ .

### 3.3. HC Lifetime Model for n-MOSFETs

The  $\tau \times I_{DS}/W$  vs.  $I_{SUB}/I_{DS}$  model [5,16] is adopted into these tested devices, as in Equation (1). The model can effectively explain the correlation between  $I_{SUB}$  and lifetime ( $\tau$ ). When the  $I_{SUB}$  increases, the lifetime decreases. This indicates that when the  $I_{SUB}$  is larger, the HC effect and the device degradation become serious. The slope of the predicted line,  $m$ , is 1.1, as shown in Figure 9, compared with the former research  $m$  ranging from 2.9 to 3.3 for SiO<sub>2</sub>. The decrement in  $m$ -value means that the interface states become easier to generate due to the HK structure. According to references [38,39], the work function of polygrain Al is 4.13 eV and the band offset of HfO<sub>2</sub> compared to Si is 1.5 eV. The affinity of Si is 4.05 V. The barrier height between gate Al and HfO<sub>2</sub> is approximately 1.58 eV, close to the critical hot carrier energy, requiring the creation of an interface state  $\phi_{it}$ , as shown in Figure 10. If we adopt the  $\phi_i = 1.3$  eV minimum hot carrier energy to create an impact ionization in the Si-based surface channel, the ratio of  $\phi_{it}/\phi_i$  representing the theoretical  $m$ -value is approximately 1.2, which is very close to the extracted  $m$  parameter 1.1.

After stress, the subthreshold swing  $SS$  is changed, related to the change in interface integrity between the IL and Si-based channel. The  $\Delta SS$  ( $SS$  value after stress— $SS$  value before stress) is equal to


$$\Delta SS = 2.3 \frac{kT}{q} \cdot \frac{\Delta C_{it}}{C_{ox}} \quad (2)$$

where  $k$  is Boltzmann's constant,  $T$  is the absolute temperature,  $q$  is the unit charge,  $C_{it}$  is the equivalent interface-state capacitance per area =  $qD_{it}$ ,  $D_{it}$  is the interface state density,  $N_{it}$  is the interface state number per area with integration of  $D_{it}$  in the energy band, and  $C_{ox}$  is the gate capacitance per area.


The threshold voltage change,  $\Delta V_T$ , after stress contains the change in the oxide trap in the gate dielectric and the interface state on the surface channel, as shown in Equation (3).  $\Delta Q_f$  covers the  $qN_{it}$  change  $q\Delta N_{it}$  and  $qN_{ot}$  change  $q\Delta N_{ot}$ , where  $N_{ot}$  is the oxide trap number per area in the gate dielectric.

$$\Delta V_T = \frac{\Delta Q_f}{C_{ox}} \quad (3)$$


Using Equations (2) and (3),  $\Delta N_{it}$  and  $\Delta N_{ot}$  can be decoupled after hot carrier stress. These two amounts also explain the degradation level of the oxide trap and interface trap state for a tested device under a long-time operation, as shown in Figure 11 with  $W/L = 1/0.03 \mu\text{m}$  under different plasma nitridation treatments [21,39,40].  $\Delta N_{it}$  or  $\Delta N_{ot}$  with different nitridation treatments exposes the different historical trends in hot carrier stress. In addition, in terms of the test consequences, the  $V_T$ -shift with CHC stress is more serious than that with DAHC, as shown in Figure 12. Even though the observed  $I_{SUB\_max}$  occurs well under DAHC stress conditions, the major degradation mechanism still comes from the interface state and/or oxide trap generation [41–44]. Moreover, the generation of the interface state near the IL is also possibly due to the channels strained, which could be more relevant to reduce the bonding energy than that on the top of the HK layer. Due to the CHC stress mode owing to the higher gate voltage generating more interface states and oxide traps, the  $V_T$ -shift in the worst case under the view of  $I_{SUB\_max}$  can be effectively demonstrated to be attributed to the  $V_{GS} = V_{DS}$  stress condition, not at  $V_{GS}$  traditionally located at one-third to one-half  $V_{DS}$  [5].




**Figure 9.** n-MOSFETs lifetime data using the proposed model plotted on  $\log(\tau \times I_{DS}/W)$  versus  $I_{SUB}/I_{DS}$ .



**Figure 10.** (a) Simple band diagram of high-k (HK)-stacked  $\text{HfO}_x/\text{ZrO}_y/\text{HfO}_z$  (HZH) structure operated at accumulation mode.  $E_c$ : Conduction band,  $E_i$ : Intrinsic Fermi level,  $E_F$ : Fermi level, and  $E_v$ : Valence band, and (b) band offset for different dielectric compared with Si.



**Figure 11.** The shift in interface trapped charge and oxide trapped charge after 3000 s CHC stress ( $W/L = 1/0.03 \mu\text{m}/\mu\text{m}$ ) with decoupled plasma nitridation (DPN) or post-deposition annealing (PDA) treatments under 8%  $\text{N}_2$  concentration and annealing temperatures.



**Figure 12.** The  $V_T$  shift compared the CHC test with the DAHC test as the tested devices: (a)  $W/L = 0.5/0.07 \mu\text{m}/\mu\text{m}$  and (b)  $0.5/0.11 \mu\text{m}/\mu\text{m}$ .

#### 4. Conclusions

In this work, we observe that the maximum substrate current and the ratio of  $I_{SUB}/I_s$  before the HC stress increased as the channel length of the tested devices was shorter. After the HC stress, the  $I_{SUB\_max}$  decreased, especially for the deep nano-node channel-length device because of the increase in  $V_T$  indirectly degrading the  $I_{DS}$  and the increase in the recombination rate from the diffusion current as the channel length entered the nano-node level. Through the longer stress time, this phenomenon was more obvious, which also contributed to the  $V_T$  shift. Even though the observed  $I_{SUB\_max}$  occurred well under DAHC stress conditions, the major degradation mechanism still came from the interface state and/or oxide trap generation. The other consistent agreement was to extract the HC lifetime with Berkley's model, still available in HK/MG n-MOSFETs, deposited with ALD technology, but the values of acceleration factor  $m$  were different from the gate dioxide or oxy-nitride. Ultimately, the HC stress is indeed and still a good gauge or application in nano-node device reliability tests or process splits in the optimal adjustment of front-end processes, such as channel implementation, growth of the gate dielectric, or HK dielectric deposition with nitridation treatment.

**Author Contributions:** Conceptualization, C.-W.C.; methodology, W.-H.L. and S.-P.S.; formal analysis, C.-W.C. and M.-C.W.; data curation, S.-P.S. and W.-L.C.; writing—Original draft preparation, M.W.; writing—Review and editing, M.-C.W.; project administration, C.-H.-T.C. All authors have read and agreed to the published version of the manuscript.

**Funding:** This research received no external funding.

**Acknowledgments:** The authors cordially thank United Microelectronics Corporation in Taiwan for providing precious 12" wafers, and the financial support from Ministry of Science and Technology of Republic of China under Contract Nos. MOST 109-2622-E-159-001.

**Conflicts of Interest:** The authors declare no conflict of interest.

## Abbreviations

|                 |                                                |
|-----------------|------------------------------------------------|
| T <sub>ox</sub> | Thickness of oxide                             |
| CADDET          | Computer-Aided Device Design in Two Dimensions |
| R-D             | Recombination-Diffusion                        |
| SDE             | Source/Drain Extension                         |
| LEM             | Lucky Electron Model                           |
| BTI             | Bias Temperature Instability                   |
| EOT             | Equivalent Oxide Thickness                     |

## References

1. Taur, Y.; Ning, T.H. CMOS Performance Factors. In *Fundamentals of Modern VLSI Devices*; University Press: Cambridge, UK, 2018; pp. 256–317.
2. Pearce, C.W.; Yaney, D.S. Short-channel effects in MOSFET's. *IEEE Electron Dev. Lett.* **1985**, *6*, 326–328. [[CrossRef](#)]
3. Childs, P.; Leung, C. New mechanism of hot carrier generation in very short channel MOSFETs. *Electron. Lett.* **1995**, *31*, 139–141. [[CrossRef](#)]
4. Joly, Y.; Lopez, L.; Portal, J.M.; Aziza, H.; Ogier, J.L.; Bert, Y.; Julien, F.; Fornara, P. Matching degradation of threshold voltage and gate voltage of NMOSFET after Hot Carrier Injection stress. *Microelectron. Reliab.* **2011**, *51*, 1561–1563. [[CrossRef](#)]
5. Tam, S.; Ko, P.K.; Hu, C. Lucky-electron model of channel hot-electron injection in MOSFET's. *IEEE Trans. Electron Dev.* **1984**, *31*, 1116–1125.
6. Takeda, E. Hot-carrier effects in scaled MOS devices. *Microelectron. Reliab.* **1993**, *33*, 1687–1711. [[CrossRef](#)]
7. Yu, B.; Wann, C.H.J.; Nowak, E.D.; Noda, K.; Hu, C. Short-channel effect improved by lateral channel-engineering in deep-submicronmeter MOSFET's. *IEEE Trans. Electron Dev.* **1997**, *44*, 627–634.
8. Takeda, E.; Nakagome, Y.; Kume, H.; Asai, S. New hot-carrier injection and device degradation in submicron MOSFETs. *IEEE Proc. I Solid State Electron Devices* **1983**, *130*, 144. [[CrossRef](#)]
9. Abramo, A.; Fiegna, C.; Venturi, F. *Hot Carrier Effects in Short MOSFETs at Low Applied Voltages*; Institute of Electrical and Electronics Engineers (IEEE): Piscataway, NJ, USA, 2002.
10. la Rosa, G.; Rauch, S.E. Channel hot carrier effects in n-MOSFET devices of advanced submicron CMOS technologies. *Microelectron. Reliab.* **2007**, *47*, 552–558. [[CrossRef](#)]
11. Mahapatra, S.; Sharma, U. A Review of Hot Carrier Degradation in n-Channel MOSFETs—Part I: Physical Mechanism. *IEEE Trans. Electron Devices* **2020**, *67*, 2660–2671. [[CrossRef](#)]
12. Mahapatra, S.; Sharma, U. A Review of Hot Carrier Degradation in n-Channel MOSFETs—Part II: Technology Scaling. *IEEE Trans. Electron Devices* **2020**, *67*, 2672–2681. [[CrossRef](#)]
13. Amat, E.; Kauerauf, T.; Degraeve, R.; de Keersgieter, A.; Rodriguez, R.; Nafria, M.; Aymerich, X.; Groeseneken, G. Channel Hot-Carrier Degradation in Short-Channel Transistors With High- $k$ /Metal Gate Stacks. *IEEE Trans. Device Mater. Reliab.* **2009**, *9*, 425–430. [[CrossRef](#)]
14. Pagey, M.P. Hot-carrier reliability simulation in aggressively scaled MOS transistors. Ph.D. Thesis, Vanderbilt University, Nashville, TN, USA, 2003.
15. Hofmann, K.R.; Werner, C.; Weber, W.; Dorda, G. Hot-electron and hole-emission effects in short n-channel MOSFET's. *IEEE Trans. Electron Dev.* **1985**, *32*, 691–699. [[CrossRef](#)]
16. Koike, N.; Tatsuumi, K. A Drain Avalanche Hot Carrier Lifetime Model for n- and p-Channel MOSFETs. *IEEE Trans. Device Mater. Reliab.* **2004**, *4*, 457–466. [[CrossRef](#)]



17. Acovic, A.; la Rosa, G.; Sun, Y.C. A review of hot-carrier degradation mechanisms in MOSFETs. *Microelectron. Reliab.* **1996**, *36*, 845–869. [\[CrossRef\]](#)
18. Kim, H.D.; Roh, Y.; Lee, J.E. Characteristics of high-k gate dielectric formed by the oxidation of sputtered Hf/Zr/Hf thin films on the Si substrate. *J. Vac. Sci. Tech.* **2004**, *22*, 1342–1346. [\[CrossRef\]](#)
19. Wong, H. *The Current Conduction Issues in High-k Gate Dielectrics*; Institute of Electrical and Electronics Engineers (IEEE): Piscataway, NJ, USA, 2007; pp. 31–36.
20. Wong, H.; Iwai, H. On the scaling issues and high-k replacement of ultrathin gate dielectrics for nanoscale MOS transistors. *Microelectron Eng.* **2006**, *83*, 1867–1904. [\[CrossRef\]](#)
21. Wang, S.J.; Sung, S.P.; Wang, M.C.; Huang, H.S.; Chen, S.Y.; Fan, S.K.; Wang, S.J.; Sung, S.P.; Wang, M.C.; Huang, H.S.; et al. Electrical stress probing recovery efficiency of 28 nm HK/MG nMOSFETs using decoupled plasma nitridation treatment. *Vacuum* **2018**, *153*, 117–121. [\[CrossRef\]](#)
22. Amat, E.; Kauerauf, T.; Rodriguez, R.; Nafria, M.; Aymerich, X.; Degraeve, R.; Groeseneken, G. A comprehensive study of channel hot-carrier degradation in short channel MOSFETs with high-k dielectrics. *Microelectron. Eng.* **2013**, *103*, 144–149. [\[CrossRef\]](#)
23. Pfäffli, P.; Tikhomirov, P.; Xu, X.; Avci, I.; Oh, Y.S.; Balasingam, P.; Krishnamoorthy, S.; Ma, T.; Avci, I. TCAD for reliability. *Microelectron. Reliab.* **2012**, *52*, 1761–1768. [\[CrossRef\]](#)
24. Macaleoni, A.; Villa, C.M.; Medda, M. Emerging challenges for a built-in reliability in innovative Automotive ICs. In Proceedings of the ESREF 2018, Aalborg, Denmark, 1–5 October 2018.
25. Han, C.; Shi, X.; Huang, Q. Optimization of short channel effect and external resistance on small size FinFET for different threshold voltage flavors and supply voltages. *Microelectron. J.* **2019**, *85*, 1–5. [\[CrossRef\]](#)
26. Tsai, C.H.; Yang, C.W.; Hsu, C.H.; Lai, C.M.; Lo, K.Y.; Chen, C.G.; Huang, R.M.; Tsai, C.T.; Hung, L.S.; You, J.W.; et al. *Characteristics of HfZrOx Gate Stack Engineering for R Improvement on 28nm HK/MG CMOS Technology*; Institute of Electrical and Electronics Engineers (IEEE): Piscataway, NJ, USA, 2012; pp. 1–2.
27. Hegde, R.I.; Triyoso, D.H.; Samavedam, S.B.; White, B.E. Hafnium zirconate gate dielectric for advanced gate stack applications. *J. Appl. Phys.* **2007**, *101*, 74113. [\[CrossRef\]](#)
28. Chung, S.; Yeh, C.H.; Feng, H.J.; Lai, C.S.; Yang, J.J.; Chen, C.C.; Jin, Y.; Chen, S.; Liang, M.-S. Impact of STI on the Reliability of Narrow-Width pMOSFETs With Advanced ALD N/O Gate Stack. *IEEE Trans. Device Mater. Reliab.* **2006**, *6*, 95–101. [\[CrossRef\]](#)
29. Chiang, C.K.; Chang, J.C.; Liu, W.H.; Liu, C.C.; Lin, J.F.; Yang, C.L.; Wu, J.Y.; Wang, S.J. *Investigation of the Structural and Electrical Characterization on ZrO2 Addition for ALD HfO2 with La2O3 Capping Layer Integrated Metal-oxide Semiconductor Capacitors*; Institute of Electrical and Electronics Engineers (IEEE): Piscataway, NJ, USA, 2011; pp. 1–4.
30. Cartier, E.; Ando, T.; Hopstaken, M.; Narayanan, V.; Krishnan, R.; Shepard, J.F.; Sullivan, M.D.; Krishnan, S.; Chudzik, M.P.; De, S.; et al. *Characterization and Optimization of Charge Trapping in High-k Dielectrics*; Institute of Electrical and Electronics Engineers (IEEE): Piscataway, NJ, USA, 2013; pp. 5A.2.1–5A.2.7.
31. Zhao, L.; Su, J.C.; Zhang, X.B.; Pan, Y.F.; Wang, L.M.; Sun, X.; Li, R. Research on Reliability and Lifetime of Solid Insulation Structures in Pulsed Power Systems. *IEEE Trans. Plasma Sci.* **2012**, *41*, 165–172. [\[CrossRef\]](#)
32. Tu, C.H.; Chen, S.Y.; Lin, M.H.; Wang, M.C.; Wu, S.H.; Chou, S.; Ko, J.; Huang, H.S. The switch of the worst case on NBTI and hot-carrier reliability for 0.13μm pMOSFETs. *Appl. Surf. Sci.* **2008**, *254*, 6186–6189. [\[CrossRef\]](#)
33. Auth, C.; Cappellani, A.; Chun, J.S.; Dalis, A. 45nm High-k + metal gate strain-enhanced transistors. In Proceedings of the VLSI Technology Symposium, Honolulu, HI, USA, 17–19 June 2008.
34. Kim, N.; Lee, S.; Kim, C.; Lee, C.; Park, J.; Kang, B. Enhanced degradation of n-MOSFETs with high-k/metal gate stacks under channel hot-carrier/gate-induced drain leakage alternating stress. *Microelectron. Reliab.* **2012**, *52*, 1901–1904. [\[CrossRef\]](#)
35. Chung, J.; Moon, J.; Ko, P.K.; Hu, C.; Jeng, M.C. Low-voltage hot-electron currents and degradation in deep-submicrometer MOSFETs. *IEEE Trans. Electron Devices* **1990**, *37*, 1651–1657. [\[CrossRef\]](#)
36. Tam, S.; Hsu, F.C.; Hu, C.; Muller, R.S. Hot-electron currents in very short channel MOSFET's. *IEEE Electron Dev. Lett.* **1983**, *4*, 249–251. [\[CrossRef\]](#)
37. Huang, H.S.; Wang, W.L.; Wang, M.C.; Chao, Y.H.; Wang, S.J.; Chen, S.Y. I-V model of nano nMOSFETs incorporating drift and diffusion current. *Vacuum* **2018**, *155*, 76–82. [\[CrossRef\]](#)
38. Robertson, J. Electronic Structure and Band Offsets of High-Dielectric-Constant Gate Oxides. *MRS Bull.* **2002**, *27*, 217–221. [\[CrossRef\]](#)



39. Wang, S.J.; Wang, M.C.; Der Lee, W.; Chen, W.S.; Huang, H.S.; Chen, S.-Y.; Huang, L.; Liu, C.H. Kink effect for 28 nm n-channel field-effect transistors after decoupled plasma nitridation treatment with annealing temperatures. *Int. J. Nanotechnol.* **2015**, *12*, 59. [[CrossRef](#)]
40. Chou, C.C.; Shen, T.S.; Chen, J.M.; Chang, C.H.T.; Wang, S.J.; Lan, W.H.; Wang, M.C. Uniformity of Gate Dielectric for I/O and Core HK/MG pMOSFETs with Nitridation Treatments. *J. Electron. Mater.* **2020**, *49*, 1–12. [[CrossRef](#)]
41. Sangiorgi, E.; Ricco, B.; Olivo, P. Hot electrons and holes in MOSFET's biased below the Si-SiO<sub>2</sub> interfacial barrier. *IEEE Electron Dev. Lett.* **1985**, *6*, 513–515. [[CrossRef](#)]
42. Bude, J.; Iizuka, T.; Kamakura, Y. *Determination of Threshold Energy for Hot Electron Interface State Generation*; Institute of Electrical and Electronics Engineers (IEEE): Piscataway, NJ, USA, 2002; pp. 865–868.
43. Duhan, P.; Rao, V.R.; Mohapatra, N.R. Effect of Device Dimensions, Layout and Pre-Gate Carbon Implant on Hot Carrier Induced Degradation in HKMG nMOS Transistors. *IEEE Trans. Device Mater. Reliab.* **2020**, *20*, 555–561. [[CrossRef](#)]
44. Choudhury, N.; Parihar, N.; Mahapatra, S. *Analysis of The Hole Trapping Detrapping Component of NBTI over Extended Temperature Range*; Institute of Electrical and Electronics Engineers (IEEE): Piscataway, NJ, USA, 2020; pp. 1–5.

**Publisher's Note:** MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



© 2020 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<http://creativecommons.org/licenses/by/4.0/>).