• Abstract
• Full-Text PDF [402 KB]
• Article Versions Notes

• Article Statistics
• Google Scholar
• Order Reprints

• Cite this article
• Export to BibTeX
• Export to EndNote

• [+] on DOAJ
• Murray, TS.
• Pouliquen, PO.
• Andreou, AG.
• [+] on Google Scholar
• Murray, TS.
• Pouliquen, PO.
• Andreou, AG.
• [+] on PubMed
• Murray, TS.
• Pouliquen, PO.
• Andreou, AG.

•  CiteULike
•  Facebook
•  Mendeley
•  Twitter

This article is

• freely available
• re-usable

Electronics 2013, 2(1), 57-79; doi:10.3390/electronics2010057

Article

Design of a Parallel Sampling Encoder for Analog to Information (A2I) Converters: Theory, Architecture and CMOS Implementation

Thomas S. Murray, Philippe O. Pouliquen and Andreas G. Andreou*

Electrical and Computer Engineering Department, The Johns Hopkins University, Baltimore, MD 21218, USA

* Author to whom correspondence should be addressed.

Received: 19 December 2012; in revised form: 9 February 2013 / Accepted: 21 February 2013 / Published: 5 March 2013

Download PDF Full-Text [402 KB, Updated Version, uploaded 6 March 2013 16:03 CET]

The original version is still available [414 KB, uploaded 5 March 2013 09:24 CET]

Abstract: We discuss the architecture and design of parallel sampling front ends for analog to information (A2I) converters. As a way of example, we detail the design of a custom 0.5 µm CMOS implementation of a mixed signal parallel sampling encoder architecture. The system consists of configurable parallel analog processing channels, whose output is sampled by traditional analog-to-digital converters (ADCs). The analog front-end modulates the signal of interest with a high-speed digital chipping sequence and integrates the result prior to sampling at a low rate. An FPGA is employed to generate the chipping sequences and process the digitized samples.

Keywords: analog to information converter; sub-Nyquist sampling; compressive sensing; parallel ADCs

Article Statistics

Cite This Article