



# Article A Novel Non-Isolated Step-Up DC/AC Inverter with Less Switches

Chao Chen<sup>1</sup>, Tao Wu<sup>1</sup>, Yixing Gu<sup>2</sup> and Changli Shi<sup>3,\*</sup>

- <sup>1</sup> Grid Pinghu Power Supply Company, Pinghu 314200, China
- <sup>2</sup> Pinghu General Electric Installation Co., Ltd., Pinghu 314200, China
- <sup>3</sup> Institute of Engineering Chinese Academy of Sciences, Beijing 100190, China
- Correspondence: shichangli@mail.iee.ac.cn; Tel.: +86-18610225883

**Abstract:** In order to solve the problem of leakage current and step-up voltage capability associated with the single-phase single-stage non-isolated inverter, a new topology is proposed in this paper. The proposal has the advantages of less switch components, high step-up voltage capability and no leakage current. The three operation modes are discussed and the modulation strategy is designed. Finally, the prototype of the proposed new single-phase single-stage non-isolated inverter is established. The TMS320F28335 DSP and Xilinx XC6SLX9 FPGA are used to provide the system with digital control. The experimental results show that the proposed inverter achieved the boosted ability as well as the sinusoidal output voltage, whose total harmonic distortion is well below 5%, which meets the IEEE Std. 519-2014.

Keywords: single-phase inverter; single-stage inverter; circuit topology; modulation



Citation: Chen, C.; Wu, T.; Gu, Y.; Shi, C. A Novel Non-Isolated Step-Up DC/AC Inverter with Less Switches. *Electronics* **2022**, *11*, 2477. https://doi.org/10.3390/ electronics11162477

Academic Editors: Damien Guilbert and Michel Zasadzinski

Received: 20 July 2022 Accepted: 7 August 2022 Published: 9 August 2022

**Publisher's Note:** MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



**Copyright:** © 2022 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https:// creativecommons.org/licenses/by/ 4.0/).

# 1. Introduction

Renewable energy installation is increasing rapidly, and the world added nearly 290 gigawatts of renewable power capacity in 2021. The IEA's Renewables Market Report forecasts that the planet's renewable electricity capacity will jump to more than 4800 GW by the year 2026. As one of the most prevalent renewable energy sources (Figure 1), solar energy is undoubtedly a powerful engine that can drive the planet past "carbon peak" and towards "carbon neutrality".



Figure 1. Evaluation of renewable energy annual installation.

Traditional photovoltaic inverters are divided into two types: isolated and nonisolated [1,2]. Isolated grid-connected inverters are divided into power frequency transformer isolation mode and high-frequency transformer isolation mode. At the beginning of the development of photovoltaic grid-connected inverters, power frequency transformer isolation mode was mostly used, but these inverters have obvious disadvantages, including size, weight and cost.

In recent years, grid-connected inverters with high-frequency transformer isolation modes have developed rapidly, and non-isolated grid-connected inverters have gradually been accepted for their high efficiency and simple control. Therefore, non-isolated inverters have not been the focus of development [3,4]. Many novel inverter topologies have appeared in recent years, such as Heric, H5, H6, etc. [5–16]. This type of topology changes the common mode characteristics of the circuit by adding switches, which reduces the leakage current of the system to a certain extent. However, since the parasitic capacitance voltage is still affected by the low frequency grid voltage, the resultant ground leakage current cannot be fundamentally eliminated. In addition, these non-isolated inverters are all step-down in structure. Due to the low voltage level generated by the photovoltaic array, it is necessary to add a front-stage DC/DC boost circuit [17], resulting in a complicated system control scheme that needs to coordinate pre-stage and post-stage power control. Besides, additional switching devices in the front-end circuit of the system increase the system cost.

The objective of this paper is to propose a novel step-up inverter. The rest of the paper is organized as follows: Section 2 presents the theoretical analysis and design the proposed inverter, as well as its modulation strategy, Section 3 provides the experimental test results of the proposed inverter, and the conclusion is drawn in Section 4.

### 2. Analysis and Design of New Type Inverter

Figure 2 shows the single-phase monopole inverter topology proposed in this paper, which includes: input source  $V_{in}$ , inductor  $L_3$ , capacitor  $C_3$ , switching device  $S_1$ , inductor  $L_1$ ,  $L_2$ , capacitor  $C_1$ ,  $C_2$  and switching device  $S_2$ ,  $S_3$ . This topology has the advantages of boost ability and double-end common ground. The circuit principle is analyzed as follows:



Figure 2. Proposed inverter.

The working state 1 is shown in Figure 3a. The switches  $S_1$  and  $S_3$  are turned on and  $S_2$  is off. The input source charges the inductor  $L_3$  and capacitor  $C_3$  through the switch

 $S_1$ , and charges the inductor  $L_1$ ,  $L_2$  and capacitors  $C_1$  and  $C_2$  through  $S_3$ . According to Kirchhoff's law, the variables of working state 1 are expressed as follows:

$$\begin{cases} V_{L0} = V_{in} - V_{C3} - V_{o} \\ V_{L1} = V_{C3} - V_{C2} \\ V_{L2} = V_{C3} - V_{C1} \\ V_{L3} = V_{in} \end{cases}$$
(1)

$$\begin{cases}
 i_{C1} = i_{L2} \\
 i_{C2} = i_{L1} \\
 i_{C3} = i_{L0} - i_{L1} - i_{L2} \\
 i_{Co} = i_{L0} - i_{o}
\end{cases}$$
(2)

Working state 2 is shown in Figure 3b. At this time, the switches  $S_1$  and  $S_2$  are turned on and  $S_3$  is off. The inductor  $L_3$  is charged, while the capacitor  $C_3$  is in the discharge state. The inductor  $L_1$  and inductor  $L_2$  are in the charging state, but the capacitance  $C_1$  and  $C_2$ are in the discharge state. According to Kirchhoff's law, the expressions of the variables of working state 2 are as follows:

$$\begin{cases}
V_{L0} = V_{in} - V_{C3} - V_{o} \\
V_{L1} = V_{C1} \\
V_{L2} = V_{C2} \\
V_{L3} = V_{in}
\end{cases}$$
(3)

$$\begin{cases}
 i_{C1} = -i_{L1} \\
 i_{C2} = -i_{L2} \\
 i_{C3} = i_{L0} \\
 i_{C0} = i_{L0} - i_{o}
\end{cases}$$
(4)

The working state 3 is shown in Figure 3c. The switches  $S_2$  and  $S_3$  are turned on, and  $S_1$  is off. The capacitor  $C_1$ ,  $C_2$  and  $C_3$  are in the discharge state. According to Kirchhoff's law, the expressions of the variables of working state 3 are as follows:

$$\begin{cases} V_{L0} = V_{in} - V_{C1} - V_{C2} - V_{o} \\ V_{L1} = V_{C1} \\ V_{L2} = V_{C2} \\ V_{L3} = V_{in} + V_{C3} - V_{C1} - V_{C2} \end{cases}$$

$$\begin{cases} i_{C1} = i_{L3} + i_{L0} - i_{L1} \\ i_{C2} = i_{L3} + i_{L0} - i_{L2} \\ i_{C3} = -i_{L3} \\ i_{Co} = i_{L0} - i_{o} \end{cases}$$
(5)

According to the above analysis, the corresponding relationship between input voltage  $V_{in}$  and the four capacitor voltages, output current  $i_0$ , and four inductor currents can be obtained. If the duty cycle of  $S_1$  and  $S_2$  is  $D_1$  and  $D_2$  respectively, the duty cycle of  $S_3$  can be expressed as  $2 - D_1 - D_2$ . If the time of a working cycle is  $T_s$ , the running time from working state 1 to working state 3 is  $(1 - D_2)T_s$ ,  $(D_1 + D_2 - 1)T_s$  and  $(1 - D_1)T_s$  respectively. Based on the volt-second principle, the corresponding relationship between inductor voltage and capacitor current is constructed as follows:

$$\begin{cases} \frac{V_{0}}{V_{in}} = \frac{V_{C0}}{V_{in}} = \frac{2D_{2}-1}{1-D_{1}}\\ \frac{V_{C1}}{V_{in}} = \frac{V_{C2}}{V_{in}} = \frac{1-D_{2}}{1-D_{1}}\\ \frac{i_{10}}{i_{0}} = \frac{i_{11}}{i_{0}} = \frac{i_{12}}{i_{0}} = 1\\ \frac{i_{13}}{i_{0}} = \frac{D_{1}+2D_{2}-2}{1-D_{1}} \end{cases}$$
(7)



Figure 3. Operation modes of proposed inverter.

According to (7), the output voltage  $V_0$  is influenced by variables  $D_1$  and  $D_2$ , and the maximum output range is mainly determined by the value of  $D_1$ . Hence,  $D_1$  is set to an appropriate value to ensure that the output voltage can reach the expected range and that  $D_2$  changes as sinusoid to produce a sinusoidal output voltage. For ease of analysis, define

$$\begin{cases} v_o = AV_{\text{in}}\sin\omega t \\ k = \frac{1}{1-D_1} - 2 \quad (D_1 > 0.5) \end{cases}$$
(8)

Among them, the peak gain *A* is equal to  $V_{\text{omax}}/V_{\text{in}}$ .  $V_{\text{omax}}$  is the maximum output voltage, and *k* is the maximum boost ratio.  $D_1$  can be expressed as:

$$D_1 = \frac{k+1}{k+2} \tag{9}$$

By substituting (9) into (7), the new inverter voltage gain *g* can be obtained:

$$g = \frac{v_{\rm o}}{V_{\rm in}} = (k+2)(2D_2 - 1) \tag{10}$$

When  $D_1$  is constant and (8) is substituted into (10), then  $D_2$  can be expressed as:

$$D_2 = \frac{1}{2} + \frac{A}{2(k+2)}\sin\omega t$$
(11)

According to (11) and (7), the duty cycle  $D_2$  is changed by modulating A to control the output voltage  $v_0$  of the inverter.

The new topology modulation process is shown in Figure 4: First,  $D_1$  is determined according to (9), and then  $D_1$  and the carrier signal are input to the comparator at the same time to get the driving signal of switch  $S_1$ .  $D_2$  is determined according to (11), then  $D_2$  and the carrier signal are input to the comparator at the same time. After that, the driving signal of the switch  $S_2$  is obtained through the NOT gate. Finally, the driving signal of  $S_3$  is obtained by passing the driving signal of  $S_1$  and  $S_2$  through the XOR gate.



Figure 4. Modulation strategy of proposed inverter.

#### 3. Experimental Result

In order to verify the feasibility of the proposed method, a low power experimental platform of the new inverter was built. This system adopted digital control, in which DSP (TMS320F28335) is used to control the output voltage of the inverter, and FPGA (Xil-inxXC6SLX9) is used to generate three switch driving signals. The experimental parameters of the system are listed in Table 1.

Table 1. Experimental parameters.

Parameters	Value
Input voltage	35 V
Inductor L <sub>1</sub>	1.2 mH
Inductor L <sub>2</sub>	1.2 mH
Inductor L <sub>3</sub>	0.5 mH
Capacitor C <sub>1</sub>	$4.7 \ \mu F$
Capacitor C <sub>2</sub>	$4.7 \ \mu F$
Not-polarized capacitor C <sub>3</sub>	$4.7 \ \mu F$
Switching frequency $f_s$	20 kHz
Inductor L <sub>0</sub>	1 mH
Not-polarized capacitor $C_0$	9.4 µF
Load resistance	3.3 Ω
Output voltage	50 V
Output frequency	50 Hz

Figure 5a shows the experimental waveform of the switch drive signal, which is the driving logic signal of the switches  $S_1$ ,  $S_2$  and  $S_3$  respectively from top to bottom. It can be seen that only two switches of  $S_1$ ,  $S_2$  and  $S_3$  are turned on at the same time, which is in accordance with the theoretical analysis and design of Figure 4. Figure 5b demonstrates the experimental voltage waveforms of the capacitors  $C_1$ ,  $C_2$ ,  $C_3$ , and the output filter capacitor  $C_0$  in the inverter topology. Due to the circuit impedance network being symmetrical, the voltage waveforms of capacitors  $C_1$  and  $C_2$  are the same. On the other hand, the  $C_3$  and  $C_0$  voltages are raised, which validates the boost ability of the circuit. It should be noted that spikes occur on vc1, vc2, vc3. The main reason behind it is the high-frequency interference from the measurement due to the high-frequency switching operation in the circuit.

Figure 5c shows the voltage and current waveforms of the impedance network inductors  $L_1$ ,  $L_2$ , the boost inductor  $L_3$ , and the output filter inductor  $L_0$  in the topology. According to the inductor voltage and current waveform, it can be seen that when the forward voltage is added at both ends of the inductor, the inductor is in the charging state, and the inductor current rises, which is consistent with the theoretical analysis. Figure 5d shows the output voltage  $v_0$  and current  $i_0$  waveform of the inverter. It can be seen that the proposed inverter can achieve sine wave output and boost ability at the same time. The total harmonic distortion of the output voltage is well below 5%, which meets the IEEE Std 519-2014. Therefore, the effectiveness of the proposed scheme is validated.

Table 2 shows the comparison analysis. The traditional inverters, such as H5, CH5 H6, and H8, have more switches, heat sinks and complicated isolated gating driver circuits. This all results in higher costs. On the other hand, the numbers of inductors and capacitors are more for the proposed inverters, however, they do not need the complicated isolated gating driver circuits and heat sinks. Also, with the high-frequency operation of the switches, the capacitor and inductors can be optimally reduced. Finally, the proposed inverter has the advantages of both boost capability and dual-grounded features, while others do not. Therefore, the proposed inverter is promising.



(d) the output voltage and current waveform

Figure 5. Experimental results.

	H5 [7]	CH5 [8]	H6 [9]	H8 [10]	Proposal
Switch	5	5	6	8	3
Inductor	2	2	2	2	4
Capacitor	1	1	1	1	4
Boost capability	X	✓	×	X	1
Dual-grounded	×	×	×	×	1

Table 2. Comparison analysis.

#### 4. Conclusions

This paper has presented a novel topology and modulation strategy of a step-up inverter. The theoretical analysis was presented to verify the boost ability regarding the output voltage by controlling the duty cycle of the proposed circuit. The experimental results show that the proposed scheme has the advantages of less switching devices, boost ability and dual-grounded features. Also, the designed modulation strategy is simple to implement with the sinusoidal output voltage. Our future research is towards the extension of the proposed scheme to the three-phase non-isolated step-up inverter systems.

Author Contributions: Conceptualization, C.C.; methodology, C.C.; investigation, C.C. and C.S.; writing—original draft preparation, C.C.; writing—review and editing, C.C., T.W., Y.G. and C.S. All authors have read and agreed to the published version of the manuscript.

**Funding:** This work was supported by the Provincial Management Industry Unit Funding Projects (2021KJLHPH027).

Conflicts of Interest: The authors declare no conflict of interest.

## References

- Mohamed Hariri, M.H.; Mat Desa, M.K.; Masri, S.; Mohd Zainuri, M.A.A. Grid-Connected PV Generation System-Components and Challenges: A Review. *Energies* 2020, 13, 4279. [CrossRef]
- Guo, X.; Yang, Y.; He, R.; Wang, B.; Blaabjerg, F. Transformerless Z-Source Four-Leg PV Inverter with Leakage Current Reduction. IEEE Trans. Power Electron. 2019, 34, 4343–4352. [CrossRef]
- Bughneda, A.; Salem, M.; Richelli, A.; Ishak, D.; Alatai, S. Review of Multilevel Inverters for PV Energy System Applications. Energies 2021, 14, 1585. [CrossRef]
- Guo, X.; Zhang, X.; Guan, H.; Kerekes, T.; Blaabjerg, F. Three phase ZVR topology and modulation strategy for transformerless PV system. *IEEE Trans. Power Electron.* 2019, 34, 1017–1021. [CrossRef]
- Yang, B.; Li, W.; Gu, Y.; Cui, W.; He, X. Improved Transformerless Inverter with Common-Mode Leakage Current Elimination for a Photovoltaic Grid-Connected Power System. *IEEE Trans. Power Electron.* 2012, 27, 752–762. [CrossRef]
- 6. Guo, X.; Zhou, J.; He, R.; Jia, X.; Rojas, C.A. Leakage current attenuation of a three phase cascaded inverter for transformerless grid connected PV systems. *IEEE Trans. Ind. Electron.* **2018**, *65*, 676–686. [CrossRef]
- Li, H.; Zeng, Y.; Zhang, B.; Zheng, T.Q.; Hao, R.; Yang, Z. An improved H5 topology with low common-mode current for transformerless PV grid-connected inverter. *IEEE Trans. Power Electron.* 2019, 34, 1254–1265. [CrossRef]
- Guo, X. A Novel CH5 Inverter for Single-Phase Transformerless Photovoltaic System Applications. IEEE Trans. Circuits Syst. II Express Briefs 2017, 64, 1197–1201. [CrossRef]
- 9. Zhang, L.; Sun, K.; Xing, Y.; Xing, M. H6 transformerless full-bridge PV grid-tied inverters. *IEEE Trans. Power Electron.* 2014, 29, 1229–1238. [CrossRef]
- 10. Gupta, A.K.; Agrawal, H.; Agarwal, V. A novel three phase transformerless H8 topology with reduced leakage current for grid tied solar PV applications. *IEEE Trans. Ind. Appl.* **2018**, *55*, 1765–1774. [CrossRef]
- 11. Kamran, Z.; Waqar, U.; Muhammad, A.K.; Ali, Z.; Ali, M.U.; Christofides, N.; Kim, H.J. A comprehensive review on inverter topologies and control strategies for grid connected photovoltaic system. *Renew. Sustain. Energy Rev.* 2018, 94, 1120–1141.
- Li, W.H.; Luo, H.Z.; Gu, Y.J.; Luo, H.; Cui, W.; He, X.; Xia, C. Topology review and derivation methodology of single- phase transformerless photovoltaic inverters for leakage current suppression. *IEEE Trans. Ind. Electron.* 2015, 62, 4537–4551. [CrossRef]
- 13. Guo, X. Three-phase ch7 inverter with a new space vector modulation to reduce leakage current for transformerless photovoltaic systems. *IEEE J. Emerg. Sel. Top. Power Electron.* **2017**, *5*, 708–712. [CrossRef]
- 14. Xiao, H.F.; Liu, X.P.; Lan, K. Zero-voltage-transition full bridge topologies for transformerless photovoltaic grid-connected inverter. *IEEE Trans. Ind. Electron.* 2014, *61*, 5393–5401. [CrossRef]
- Sonti, V.; Jain, S.; Bhattacharya, S. Analysis of the modulation strategy for the minimization of the leakage current in the PV grid-connected cascaded multilevel inverter. *IEEE Trans. Power Electron.* 2017, 32, 1156–1169. [CrossRef]

- 16. Guo, X.Q.; Jia, X. Hardware-based cascaded topology and modulation strategy with leakage current reduction for transformerless PV systems. *IEEE Trans. Ind. Electron.* **2016**, *62*, 7823–7832. [CrossRef]
- 17. Vázquez, N.; Vázquez, J.; Váquero, J.; Hernández, C.; Vázquez, E.; Osorio, R. Integrating two stages as a common-mode transformerless photovoltaic converter. *IEEE Trans. Ind. Electron.* **2017**, *64*, 7498–7507. [CrossRef]