Next Article in Journal
InGaAs-OI Substrate Fabrication on a 300 mm Wafer
Next Article in Special Issue
The Design and Implementation of a Low-Power Gating Scan Element in 32/28 nm CMOS Technology
Previous Article in Journal / Special Issue
A Fully Integrated 2:1 Self-Oscillating Switched-Capacitor DC–DC Converter in 28 nm UTBB FD-SOI
Article Menu

Export Article

Open AccessArticle
J. Low Power Electron. Appl. 2016, 6(3), 18; doi:10.3390/jlpea6030018

A 4.1 W/mm2 Hybrid Inductive/Capacitive Converter for 2–140 mA-DVS Load under Inductor

Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN 55455, USA
This paper is an extended version of “Kudva, S.; Chaubey, S.; Harjani, R. High power-density, hybrid inductive/capacitive converter with area reuse for multi-domain DVS. In Proceeding of the 2014 IEEE Custom Integrated Circuits Conference (CICC)”.
*
Author to whom correspondence should be addressed.
Academic Editor: Tony Tae-Hyoung Kim
Received: 1 March 2016 / Revised: 23 July 2016 / Accepted: 29 August 2016 / Published: 9 September 2016
(This article belongs to the Special Issue Ultra-Low Power VLSI Design for Emerging Applications)

Abstract

This work presents a fully integrated hybrid inductive/capacitive converter maintaining high efficiency for a load range of 2 mA to 140 mA (70×) suitable for the dynamic voltage scaling (DVS) based loads. This high efficiency is achieved by using an inductive converter for higher loads (15–140 mA, 0.50–0.9 V) and a capacitive converter for lighter loads (2–5 mA, 0.40–0.55 V) with a 50 mV hysteresis margin. A digital state machine activates the appropriate converter based on the power efficiency and enables the converter hand-over. The functional feasibility of implementing digital circuits as representative loads under the inductor is shown thereby increasing the peak converter power density from 0.387 W/mm2 to 4.1 W/mm2 with only a minor hit on the efficiency. The maximum measured efficiency is achieved in inductive mode of operation and decreases from 76.4% to 71% when digital circuits are present under the inductor. The design was fabricated in IBM’s 32 nm SOI technology. View Full-Text
Keywords: hybrid converter; dynamic voltage scaling; fully-integrated DC-DC converter; digital under inductor; capacitive converter; inductive converter hybrid converter; dynamic voltage scaling; fully-integrated DC-DC converter; digital under inductor; capacitive converter; inductive converter
Figures

Figure 1

This is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited. (CC BY 4.0).

Scifeed alert for new publications

Never miss any articles matching your research from any publisher
  • Get alerts for new papers matching your research
  • Find out the new papers from selected authors
  • Updated daily for 49'000+ journals and 6000+ publishers
  • Define your Scifeed now

SciFeed Share & Cite This Article

MDPI and ACS Style

Kudva, S.; Chaubey, S.; Harjani, R. A 4.1 W/mm2 Hybrid Inductive/Capacitive Converter for 2–140 mA-DVS Load under Inductor. J. Low Power Electron. Appl. 2016, 6, 18.

Show more citation formats Show less citations formats

Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Article Metrics

Article Access Statistics

1

Comments

[Return to top]
J. Low Power Electron. Appl. EISSN 2079-9268 Published by MDPI AG, Basel, Switzerland RSS E-Mail Table of Contents Alert
Back to Top