Study of Back Biasing Schemes for ULV Logic from the Gate Level to the IP Level
AbstractMinimum energy per operation is typically achieved in the subthreshold region where low speed and low robustness are two challenging problems. This paper studies the impact of back biasing (BB) schemes on these features for 28 nm FDSOI technology at three levels of abstraction: gate, library and IP. We show that forward BB (FBB) can help cover a wider design space in terms of the optimal frequency of operation while keeping minimum energy. Asymmetric BB between NMOS and PMOS can mitigate the effect of systematic mismatch on the minimum energy point (MEP) and robustness. With optimal asymmetric BB, we achieve either a MEP reduction up to 18% or a 36× speedup at the MEP. At the IP level, we confirm the MEP configurability with BB with synthesis results of microcontrollers at 0.35 V.We show that the use of a mix of overdrive FBB voltages further improves the energy efficiency. Compared to bulk 65 nm CMOS, we were able 28 nm FDSOI to reduce the energy per cycle by 64% or to increase the frequency of operation by 7×, while maintaining energy per operation below 3 µW/MHz over a wide frequency range.
Scifeed alert for new publicationsNever miss any articles matching your research from any publisher
- Get alerts for new papers matching your research
- Find out the new papers from selected authors
- Updated daily for 49'000+ journals and 6000+ publishers
- Define your Scifeed now
de Streel, G.; Bol, D. Study of Back Biasing Schemes for ULV Logic from the Gate Level to the IP Level. J. Low Power Electron. Appl. 2014, 4, 168-187.
de Streel G, Bol D. Study of Back Biasing Schemes for ULV Logic from the Gate Level to the IP Level. Journal of Low Power Electronics and Applications. 2014; 4(3):168-187.Chicago/Turabian Style
de Streel, Guerric; Bol, David. 2014. "Study of Back Biasing Schemes for ULV Logic from the Gate Level to the IP Level." J. Low Power Electron. Appl. 4, no. 3: 168-187.