Next Article in Journal
Multi-Threshold Dual-Spacer Dual-Rail Delay-Insensitive Logic (MTD3L): A Low Overhead Secure IC Design Methodology
Previous Article in Journal
A Low Power CMOS Imaging System with Smart Image Capture and Adaptive Complexity 2D-DCT Calculation
Article Menu

Export Article

J. Low Power Electron. Appl. 2013, 3(3), 279-299; doi:10.3390/jlpea3030279
Open AccessArticle

Notes on Article Versions

Action Date Notes Link
article pdf uploaded. 9 September 2013 15:27 CEST Version of Record http://www.mdpi.com/2079-9268/3/3/279/pdf
article html file updated 17 June 2015 13:03 CEST Original file http://www.mdpi.com/2079-9268/3/3/279/html
J. Low Power Electron. Appl. EISSN 2079-9268 Published by MDPI AG, Basel, Switzerland RSS E-Mail Table of Contents Alert
Back to Top