Next Article in Journal
Multi-Threshold Dual-Spacer Dual-Rail Delay-Insensitive Logic (MTD3L): A Low Overhead Secure IC Design Methodology
Previous Article in Journal
A Low Power CMOS Imaging System with Smart Image Capture and Adaptive Complexity 2D-DCT Calculation
J. Low Power Electron. Appl. 2013, 3(3), 279-299; doi:10.3390/jlpea3030279

Notes on Article Versions

NoteDate
Article Published9 September 2013 15:26 CEST
article pdf uploaded.9 September 2013 15:27 CEST
article word file uploaded.9 September 2013 15:27 CEST
article files uploaded.9 September 2013 15:27 CEST
article files uploaded.9 September 2013 15:27 CEST
article files uploaded.9 September 2013 15:27 CEST
article files uploaded.9 September 2013 15:27 CEST
article files uploaded.9 September 2013 15:27 CEST
article files uploaded.9 September 2013 15:27 CEST
article files uploaded.9 September 2013 15:27 CEST
article files uploaded.9 September 2013 15:27 CEST
article files uploaded.9 September 2013 15:27 CEST
article files uploaded.9 September 2013 15:27 CEST
article files uploaded.9 September 2013 15:27 CEST
article files uploaded.9 September 2013 15:27 CEST
article files uploaded.9 September 2013 15:27 CEST
article files uploaded.9 September 2013 15:27 CEST
article files uploaded.9 September 2013 15:27 CEST
article files uploaded.9 September 2013 15:27 CEST
article files uploaded.9 September 2013 15:27 CEST
article files uploaded.9 September 2013 15:27 CEST
article files uploaded.9 September 2013 15:27 CEST
article files uploaded.9 September 2013 15:27 CEST
article files uploaded.9 September 2013 15:27 CEST
Article Edited24 September 2013 14:54 CEST
J. Low Power Electron. Appl. EISSN 2079-9268 Published by MDPI AG, Basel, Switzerland RSS E-Mail Table of Contents Alert