Next Article in Journal
Multi-Threshold Dual-Spacer Dual-Rail Delay-Insensitive Logic (MTD3L): A Low Overhead Secure IC Design Methodology
Previous Article in Journal
A Low Power CMOS Imaging System with Smart Image Capture and Adaptive Complexity 2D-DCT Calculation
 
 
Article

Article Versions Notes

J. Low Power Electron. Appl. 2013, 3(3), 279-299; https://doi.org/10.3390/jlpea3030279
Action Date Notes Link
article pdf uploaded. 9 September 2013 15:27 CEST Version of Record https://www.mdpi.com/2079-9268/3/3/279/pdf
article html file updated 17 June 2015 13:03 CEST Original file -
article html file updated 21 March 2019 04:18 CET Update -
article html file updated 8 May 2019 00:41 CEST Update -
article html file updated 6 February 2020 04:16 CET Update -
article html file updated 15 July 2022 22:32 CEST Update https://www.mdpi.com/2079-9268/3/3/279/html
Back to TopTop