# Implementation of Power-Efficient Class AB Miller Amplifiers Using Resistive Local Common-Mode Feedback 

Anindita Paul ${ }^{1(D)}$, Mario Renteria-Pinon ${ }^{2}$, Jaime Ramirez-Angulo ${ }^{3, *}$, Ricardo Bolaños-Pérez ${ }^{4}$ © , Héctor Vázquez-Leal ${ }^{5,6}{ }^{(D}$, Jesús Huerta-Chua ${ }^{3}$ and Alejandro Diaz-Sánchez ${ }^{4}$

1 Electrical Engineering \& Renewable Engineering, Oregon Institute of Technology, 3201 Campus Drive, Klamath Falls, OR 97601, USA; aninditapaul08@gmail.com or anindita.paul@oit.edu
2 Klipsch School of Electrical \& Computer Engineering, New Mexico State University, Las Cruces, NM 88003, USA; marior3@nmsu.edu
3 Instituto Tecnológico Superior de Poza Rica, Tecnológico Nacional de México, Luis Donaldo Colosio Murrieta S/N, Arroyo del Maíz, Poza Rica 93230, Mexico; chua@itspozarica.edu.mx
4 Department of Electronics, INAOE, Puebla 72840, Mexico; ricardobp@inaoep.mx (R.B.-P.);adiazsan@inaoep.mx (A.D.-S.)
5 Facultad de Instrumentación Electrónica, Universidad Veracruzana, Cto. Gonzalo Aguirre Beltrán S/N, Xalapa 91000, Mexico; hvazquez@uv.mx
6 Consejo Veracruzano de Investigación Científica y Desarrollo Tecnológico (COVEICYDET), Av Rafael Murillo Vidal No. 1735, Cuauhtémoc, Xalapa 91069, Mexico

* Correspondence: jramirezangulo@gmail.com; Tel.: +1-915-474-4388

Citation: Paul, A.; Renteria-Pinon, M.; Ramirez-Angulo, J.; Bolaños-Pérez, R.; Vázquez-Leal, H.; Huerta-Chua, J.; Diaz-Sánchez, A. Implementation of Power-Efficient Class AB Miller Amplifiers Using Resistive Local Common-Mode Feedback. J. Low Power Electron. Appl. 2021, 11, 31. https:/ /doi.org/10.3390/jlpea11030031

Academic Editor: Andrea Acquaviva

Received: 27 June 2021
Accepted: 22 July 2021
Published: 26 July 2021

Publisher's Note: MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Copyright: © 2021 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https:/ / creativecommons.org/licenses/by/ 4.0/).


#### Abstract

An approach to implement single-ended power-efficient static class-AB Miller op-amps with symmetrical and significantly enhanced slew-rate and accurately controlled output quiescent current is introduced. The proposed op-amp can drive a wide range of resistive and capacitive loads. The output positive and negative currents can be much higher than the total op-amp quiescent current. The enhanced performance is achieved by utilizing a simple low-power auxiliary amplifier with resistive local common-mode feedback that increases the quiescent power dissipation by less than $10 \%$. The proposed class AB op-amp is characterized by significantly enhanced large-signal dynamic, static current efficiency, and small-signal figures of merits. The dynamic current efficiency is 15.6 higher, the static current efficiency is 10.6 times higher, and the small-signal figure of merit is 2.3 times higher than the conventional class-A op-amp. A global figure of merit that determines an op-amp's ultimate speed is 6.33 times higher than the conventional class A op-amp.


Keywords: class AB; amplifier; Miller effect; resistive local common-mode feedback; slew rate; gain bandwidth

## 1. Introduction

The Miller op-amp is the essential building block of analog integrated circuits [1,2]. In the conventional class-A Miller op-amp with an NMOS input stage [2,3] shown in Figure 1a, the NMOS output transistor limits the peak negative output current to a value $\mathrm{I}_{\text {outQ }}$ corresponding to the output branch's quiescent current. This imposes a severe limitation in the op-amp's negative slew rate $\left(\mathrm{SR}^{-}\right)$. This can be expressed as $\mathrm{SR}^{-}=\left(\mathrm{I}_{\mathrm{outQ}}-\mathrm{I}_{\mathrm{RL}}\right)$ / $\left(C_{C}+C_{L}\right)$, where $C_{C}$ and $C_{L}$ are compensation and load capacitors and $I_{R L}$ is the current of the resistive load. Many approaches have been proposed to implement Miller op-amps with static class-AB $[4,5]$ output stages. This type of amplifier can drive a wide range of capacitive and resistive loads down to very low frequencies or DC. They are required to have approximately symmetrical slew rates and to be able to generate symmetrical peak load positive and negative output currents $\mathrm{I}_{\text {Outpk }}{ }^{+}$and $\mathrm{I}_{\mathrm{Outpk}}{ }^{-}$much larger than the total op-amp quiescent current $\mathrm{I}_{\text {totQ }}$. A common figure of merit to characterize the op-amp current efficiency $\mathrm{CE}=\mathrm{I}_{\text {Outpk }} / \mathrm{I}_{\text {totQ }}$ is defined as the ratio of the minimum of the positive and negative peak output currents $\mathrm{I}_{\text {Outpk }}=\mathrm{MIN}\left\{\mathrm{I}_{\mathrm{Outpk}}{ }^{+}, \mathrm{I}_{\text {Outpk }}{ }^{-}\right\}$to $\mathrm{I}_{\text {totQ }}$.

The conventional class-A op-amp (Conv-A) is characterized typically by $\mathrm{CE}<0.5$. Many approaches to implementing class-AB op-amps are based on the floating battery [6] scheme shown in Figure 1b. The floating battery that exists between the gates of the PMOS and NMOS output transistors causes the voltage $\mathrm{V}_{\mathrm{Y}}$ at the gate of the output NMOS transistor to follow the variations at node $\mathrm{V}_{\mathrm{X}}$, which is the high impedance output node of the differential input stage. The voltage $\mathrm{V}_{\mathrm{X}}$ drives the output PMOS transistor $\mathrm{M}_{\mathrm{OP}}$. The small signal model of the class-AB op-amps based on the floating battery [6] scheme is shown in Figure 1c. In this, the ideal floating battery has been replaced by an AC short circuit. The output resistance $R_{\text {Out }}$ is given by $R_{\text {Out }}=R_{o \mathrm{OP}}| | r_{\mathrm{oON}}| | R_{\mathrm{L}}$. As the conventional Miller compensation is used in the op-amp, the transfer function of the circuit of Figure 1c can be written as Equation (1).


Figure 1. (a) Conventional class-A Miller op-amp, (b) Miller op-amp with class-AB output stage based on floating battery, and (c) small-signal model of the class-AB op-amp based on the floating battery scheme.

$$
\begin{equation*}
\mathrm{H}(\mathrm{~s})=\frac{\mathrm{A}_{\mathrm{OLDC}}\left(1+\frac{\mathrm{s}}{\omega_{\mathrm{z}}}\right)}{\left(1+\frac{\mathrm{s}}{\omega_{\mathrm{pOut}}}\right)\left(1+\frac{\mathrm{s}}{\omega_{\mathrm{pDOMX}}}\right)} \tag{1}
\end{equation*}
$$

Here, $\omega_{\mathrm{z}}, \omega_{\mathrm{pOut}}$, and $\omega_{\mathrm{pDOMX}}$ are given by the following expressions Equations (2)-(4).

$$
\begin{gather*}
\omega_{\mathrm{z}}=\frac{1}{\left[\mathrm{R}_{\mathrm{C}}-\left(\mathrm{g}_{\mathrm{mOP}}+\mathrm{g}_{\mathrm{mON}}\right)^{-1}\right] \mathrm{C}_{\mathrm{C}}}  \tag{2}\\
\omega_{\mathrm{pOut}}=\frac{\left(\mathrm{g}_{\mathrm{mOP}}+\mathrm{g}_{\mathrm{mON}}+\mathrm{R}_{\mathrm{L}}\right)}{\mathrm{C}_{\mathrm{L}}}  \tag{3}\\
\omega_{\mathrm{pDOMx}}=1 / \mathrm{R}_{\mathrm{X}} \mathrm{C}_{\mathrm{X}} \tag{4}
\end{gather*}
$$

where $C_{X}$ is given by $C_{X}=\left(1+\left|A_{\text {Out }}\right|\right) C_{C}, R_{X}=g_{m} r_{o}{ }^{2} / 2$, and $\left|A_{\text {Out }}\right|$ is the gain of the output stage.

The operation of Class-AB op-amps based on the floating battery principle is discussed below:
(a) Upon application of a positive step at $V_{i n}$, the output of the op-amp provides a positive output current to the load. When the output slews in the positive direction, the voltage at node $V x$ is subject to a large negative variation, which is followed by the voltage at node $\mathrm{V}_{\mathrm{Y}}$ until it reaches the bottom rail. This increases the current in $\mathrm{M}_{\mathrm{OP}}$ and decreases the current in $\mathrm{M}_{\mathrm{ON}}$, bringing it to zero for large negative variations in $\mathrm{V}_{\mathrm{Y}}$ that lead to $\mathrm{V}_{\mathrm{GSON}}<\mathrm{V}_{\mathrm{TN}}$, where $\mathrm{V}_{\mathrm{TN}}$ is the threshold voltage of $\mathrm{M}_{\mathrm{ON}}$. Since $\mathrm{V}_{\mathrm{X}}$ can have large negative variations, the peak positive output current $\mathrm{I}_{\mathrm{Outpk}}{ }^{+}$provided by $\mathrm{M}_{\mathrm{OP}}$ can be much larger than its quiescent current $\mathrm{I}_{\mathrm{OutQ},}$, and a large positive slew rate can be achieved. The situation is quite different for negative steps in $\mathrm{V}_{\mathrm{in}}$. In this case, $\mathrm{V}_{\mathrm{X}}$ has a relatively limited excursion in the positive direction, which is transferred (in practice with some attenuation) to $\mathrm{V}_{\mathrm{Y}}$. This causes the current in $\mathrm{M}_{\mathrm{OP}}$ to decrease (and eventually go to zero) and $\mathrm{M}_{\mathrm{ON}}$ to increase. However, given that the variation in the positive direction of $V x$ and $V_{Y}$ is much smaller than the variation in the negative direction, the op-amp's peak negative output current $\mathrm{I}_{\text {Outpk }}{ }^{-}$generated by $\mathrm{M}_{\mathrm{ON}}$ is in general much smaller than $\mathrm{I}_{\mathrm{Outpk}}{ }^{+}$. This leads to a negative slew rate, which can be much smaller than the positive slew rate. In practice, the smaller of the two slew rates determines the nominal op-amp's slew rate $\mathrm{SR} \equiv \operatorname{MIN}\left\{\mathrm{SR}^{+}, \mathrm{SR}^{-}\right\}$.
(b) The practical implementation of the floating battery scheme requires a control circuit to achieve the desired nominal output quiescent current $\mathrm{I}_{\text {OutQ }}$, which adjusts the value of the floating battery $\mathrm{V}_{\text {BAT }}$ so that its value is well defined and remains constant, independent of temperature, process parameters, and supply voltage variations. It can be shown that, in saturation, $I_{\text {OutQ }}$ is approximately given by, $\mathrm{I}_{\text {outQ }}=\left[\left(\mathrm{V}_{\text {supply }}-\mathrm{V}_{\mathrm{BAT}}-\left|\mathrm{V}_{\mathrm{TP}}\right|-\mathrm{V}_{\mathrm{TN}}\right) /\left(\sqrt{1 / \beta_{\mathrm{N}}}+\sqrt{1 / \beta_{\mathrm{P}}}\right)\right]^{2}$ where $\beta_{\mathrm{N}}, \beta_{\mathrm{P}}$, $\mathrm{V}_{\mathrm{TN}}$, and $\mathrm{V}_{\mathrm{TP}}$ are the NMOS and PMOS output transistors' gain factors and threshold voltages, respectively. A control circuit to adjust the value of $V_{B A T}$ is required since a fixed $V_{\text {BAT }}$ value would lead to large variations in $I_{\text {OutQ }}$ with changes in $V_{\text {supply }}$, $\mathrm{V}_{\mathrm{TN}}, \mathrm{V}_{\mathrm{TP}}, \beta_{\mathrm{N}}$, or $\beta_{\mathrm{P}}$. An example of the class- AB output stage using a foating battery and a control circuit is shown in Figure 2. In this example, the floating battery is implemented using a voltage follower. The circuit implementation of both $V_{\text {BAT }}$ and the control circuit $[7,8]$ can be relatively complex (as shown in Figure 2b and in the circuit of [8]) and increases the total op-amp's quiescent current. This can significantly lower the current efficiency of the class-AB op-amp. In some cases, it can also increase the supply requirements beyond the nominal supply voltage of the implementation technology, which has been reduced to sub-volt values $\left(\mathrm{V}_{\text {supply }}<1 \mathrm{~V}\right)$ in modern CMOS technologies.

(b)

Figure 2. (a) Example of the class-AB output stage based on the floating battery principle using a VF with level shift and (b) a replica bias control circuit for the generation of VCNTR so that the quiescent output current has a nominal well-defined value independent of VDD, technology parameters, and temperature.

This paper introduces a simple scheme that overcomes the shortcomings discussed above, requiring minimal additional power dissipation and not increasing the supply requirements. This scheme is discussed in the next section. Traditionally, the performance of op-amps is compared using three well-known figures of merit: (a) the small-signal figure of merit $\mathrm{FOM}_{S S}=f_{u} \cdot C_{L} / P_{Q}$, where $f_{u}$ is the unity-gain frequency and $P_{Q}$ is the quiescent power of the op-amp; (b) the large-signal static current efficiency figure of merit $\mathrm{FOM}_{\mathrm{CEStat}}$ $=\mathrm{I}_{\text {outpkRL }} / \mathrm{P}_{\mathrm{Q}}$; and (c) the large-signal dynamic current efficiency figure of merit $\mathrm{FOM}_{\mathrm{CEDyn}}$ $=\mathrm{SR} \cdot \mathrm{C}_{\mathrm{L}} / \mathrm{P}_{\mathrm{Q}}$, which is related to the maximum dynamic output current in load capacitance $C_{L} . F_{C E S t a t}$ is determined by the maximum $D C$ output current in the load resistor $R_{L}$ (denoted $\mathrm{I}_{\text {outpkRL }}$ ) relative to the total quiescent power $\mathrm{P}_{\mathrm{Q}}$ of the op-amp. In addition, as both $\mathrm{FOM}_{S S}$ and $\mathrm{FOM}_{\text {CEDyn }}$ determine the ultimate speed of an op-amp, a new global figure of merit $\mathrm{FOM}_{\text {Global }}$ given by $\mathrm{FOM}_{\text {Global }}=\sqrt{\mathrm{FOM}_{S S} \mathrm{FOM}_{\mathrm{CEDyn}}}$ is also used here.

## 2. Circuit Description

The scheme of the proposed op-amp is shown in Figure 3a. A telescopic input stage is used in the first stage to achieve high gain even in the presence of a low-valued load resistor $\mathrm{R}_{\mathrm{L}}$ (high loading conditions) that can degrade the second stage gain significantly. The proposed op-amp uses an auxiliary non-inverting amplifier with gain $\mathrm{A}_{\text {aux }}$ to generate a voltage variation $V_{Y}$, which is an amplified version of the variations in $V_{X}$, that is,
$\mathrm{V}_{\mathrm{Y}}=\mathrm{A}_{\mathrm{aux}} \mathrm{V}_{\mathrm{X}}$. This auxiliary amplifier consumes less than $10 \%$ of the op-amp's total bias current and does not increase supply requirements. The transistor-level implementation of the auxiliary amplifier is shown in Figure 3b. It uses a differential stage with resistive common-mode feedback (RCMFB) that has approximately a gain $A_{a u x}=\left(g_{m 4} R_{C M F}\right) / 2$, as shown in the analysis below. The auxiliary amplifier increases the op-amp's output negative current; the open-loop DC gain shifts the output poles to the higher frequency, allowing for a higher unity gain frequency. The quiescent voltage of $V_{Y}$ has a value $\mathrm{V}_{\mathrm{YQ}}=\mathrm{V}_{\mathrm{GSQM} 5 \mathrm{P}}$ independent of $\mathrm{R}_{\mathrm{CMF}}$ (and of $\mathrm{A}_{\mathrm{Aux}}$ ). This allows to accurately control the quiescent current $\mathrm{I}_{\mathrm{OutQ}}$ in the op-amp's output branch independent of the gain $\mathrm{A}_{\text {aux }}$, supply voltage, technology parameters variations, and temperature changes. Given that the variations generated at $V_{Y}$ are amplified with respect to those at $V x, M_{O N}$ can provide large negative output currents even though the amplitude of positive variations in $V_{X}$ is smaller than that for negative variations. This overcomes one of the limitations of the conventional battery approach shown in Figure 1b.


Figure 3. (a) Scheme of the proposed class-AB Miller op-amp and (b) transistor level implementation.
In order to prevent degradation of the phase margin of the op-amp, the value of $R_{C M F}$ (and $\mathrm{A}_{\mathrm{aux}}$ ) is chosen in such a way that the pole at node Y is higher than the unity gain frequency $f_{u}$ of the op-amp by at least a factor of 3. Thus, the selection of the optimal value of $\mathrm{R}_{\mathrm{CMF}}$ is the crucial factor for the design of the proposed auxiliary amplifier. Larger values of $\mathrm{R}_{\mathrm{CMF}}$ lead to enhanced negative output currents and gains, resulting in lower values for the pole at node Y and lower phase margin.

In the presence of positive signals in $V_{X}$ larger than $V_{\text {SDsat4, }}$, all of the tail current of $\mathrm{M}_{\text {TAILAUX }}$ flows through $\mathrm{M}_{4 \mathrm{P}}$ and $\mathrm{R}_{\mathrm{CMF}}$. This causes a large positive voltage change at node $\mathrm{V}_{\mathrm{Y}}$ that generates large negative op-amp output currents. In order to achieve similar peak positive and negative output currents with the selected value of $R_{C M F}$, the output transistors $\mathrm{M}_{\mathrm{ON}}$ and $\mathrm{M}_{\mathrm{OP}}$ are scaled by factor $5 / 1$ and factor $8 / 0.7$ with respect to the unit PMOS and NMOS transistors of size 10/0.27 used in the input stage. In addition, conventional Miller compensation is used to achieve stability.

### 2.1. Operation

The working principle of the proposed op-amp can be explained by considering its voltage follower operation. In the presence of the positive input signal $V_{i n}$, the voltage at node $\mathrm{V}_{\mathrm{X}}$ decreases and the voltage at node $\mathrm{V}_{\mathrm{Y}}$ also decreases by a factor $\mathrm{A}_{\mathrm{aux}}$. As a result, $\mathrm{M}_{\mathrm{OP}}$ provides a large positive current, and the drain current of $\mathrm{M}_{\mathrm{ON}}$ decreases and eventually reaches zero. On the other hand, for negative input signals, the voltage at
node $V_{Y}$ corresponds to the amplified version of the positive signals of node $V_{X}$, which is $\mathrm{V}_{\mathrm{Y}}=\mathrm{A}_{\mathrm{aux}} \mathrm{V}_{\mathrm{X}}$. As a result, $\mathrm{M}_{\mathrm{ON}}$ can also provide large negative output currents.

### 2.2. Frequency Response

Conventional Miller compensation is used in the proposed op-amp. The proposed op-amp has one dominant pole $\omega_{\mathrm{pDOMX}}$ at node $\mathrm{V}_{\mathrm{X}}$ and two high-frequency poles $\omega_{\mathrm{pY}}$ and $\omega_{\mathrm{pOut}}$. The zero $\omega_{\mathrm{z}}$ approximately nullifies the effect of $\omega_{\mathrm{pOut}}$.

Thus, the transfer function of the proposed op-amp is given by Equation (5).

$$
\begin{equation*}
\mathrm{H}(\mathrm{~s}) \approx \frac{\mathrm{A}_{\mathrm{OLDC}}\left(1+\mathrm{s} / \omega_{\mathrm{z}}\right)}{\left(1+\mathrm{s} / \omega_{\mathrm{pDOMX}}\right)\left(1+\mathrm{s} / \omega_{\mathrm{POut}}\right)\left(1+\mathrm{s} / \omega_{\mathrm{PY}}\right)} \tag{5}
\end{equation*}
$$

The gain of the first stage $A_{I}$ is given by Equation (6).

$$
\begin{equation*}
\mathrm{A}_{\mathrm{I}}=\mathrm{g}_{\mathrm{m} 1} \mathrm{R}_{\mathrm{X}}=\mathrm{g}_{\mathrm{m} 1}\left(\mathrm{~g}_{\mathrm{m}} \mathrm{r}_{\mathrm{o}}^{2} / 2\right) \tag{6}
\end{equation*}
$$

Here, for simplicity, $g_{m}$ is the transconductance gain of all unit size NMOS and PMOS transistors, $r_{o}$ is their output resistance, and $R_{X}$ is resistance at node $V_{X}$. The auxiliary amplifier's gain is given by $A_{\text {aux }}=\left(g_{m 4} R_{Y}\right) / 2$, where $R_{Y}=r_{\text {o4P }} \cdot g_{m C P 2 P} r_{o C P 2 P}\left\|R_{C M F}\right\| r_{o 5 P}$. As $R_{\mathrm{CMF}} \ll \mathrm{r}_{\mathrm{o} 4 \mathrm{P}}, \mathrm{r}_{\mathrm{oCP} 2 \mathrm{P}}, \mathrm{r}_{\mathrm{o} 5 \mathrm{P}}, \mathrm{R}_{\mathrm{Y}} \approx \mathrm{R}_{\mathrm{CMF}}$ and $\mathrm{A}_{\mathrm{aux}} \approx\left(\mathrm{g}_{\mathrm{m} 4} \mathrm{R}_{\mathrm{CMF}}\right) / 2$.

The gain of the output stage is given by Equation (7).

$$
\begin{equation*}
\mathrm{A}_{\mathrm{Out}}=\left(\mathrm{g}_{\mathrm{mOP}}+\mathrm{A}_{\mathrm{aux}} \mathrm{~g}_{\mathrm{mON}}\right) \mathrm{R}_{\mathrm{Out}} \tag{7}
\end{equation*}
$$

where $R_{\text {Out }}$ is $R_{\text {Out }}=r_{o O P}\left\|r_{o O N}\right\| R_{L}$.
Thus, the open-loop DC gain $A_{\text {OLDC }}$ of the proposed op-amp is expressed by Equation (8).

$$
\begin{equation*}
\mathrm{A}_{\mathrm{OLDC}}=\mathrm{A}_{\mathrm{I}} \mathrm{~A}_{\mathrm{Out}}=\left(\left(\mathrm{g}_{\mathrm{m}} \mathrm{r}_{\mathrm{o}}\right)^{2} / 2\right)\left(\mathrm{g}_{\text {mouteff }} \mathrm{R}_{\mathrm{Out}}\right) \tag{8}
\end{equation*}
$$

where $g_{\text {mouteff }}=g_{m O P}+A_{a u x} g_{m O N}$ and $R_{\text {Out }}=r_{O P}| | r_{O N}| | R_{L}$.
The dominant pole is at node $V_{X}$ and is given by Equation (9).

$$
\begin{equation*}
\mathrm{f}_{\mathrm{pDOMx}}=1 /\left(2 \pi \mathrm{R}_{X} \mathrm{C}_{\mathrm{X}}\right) \tag{9}
\end{equation*}
$$

where $C_{X}$ is given by $C_{X}=\left(1+\left|A_{\text {out }}\right|\right) C_{C}$.
Thus, the gain-bandwidth product (GBW) of the proposed op-amp is given by Equation (10).

$$
\begin{align*}
& \mathrm{GBW}=\mathrm{A}_{\mathrm{I}} \mathrm{~A}_{\text {Out }} \frac{1}{2 \pi \mathrm{R}_{\mathrm{X}}\left(1+\left|\mathrm{A}_{\text {Out }}\right|\right) \mathrm{C}_{\mathrm{C}}}  \tag{10}\\
& \quad=\left(\mathrm{g}_{\mathrm{m} 1} \mathrm{~A}_{\text {Out }}\right) \frac{1}{2 \pi\left(1+\left|\mathrm{A}_{\text {Out }}\right|\right) \mathrm{C}_{\mathrm{C}}}
\end{align*}
$$

Besides the dominant pole, the proposed op-amp has two high-frequency poles: one at $V_{Y}$ and another at $V_{\text {Out }}$. The output high-frequency pole $f_{p O u t}$ is given in Equation (11).

$$
\begin{equation*}
\mathrm{f}_{\mathrm{pOut}}=\left(\mathrm{g}_{\mathrm{mOP}}+\mathrm{A}_{\mathrm{aux}} \mathrm{~g}_{\mathrm{mON}} \mathrm{G}_{\mathrm{L}}\right) /\left(2 \pi \mathrm{C}_{\mathrm{L}}\right) \tag{11}
\end{equation*}
$$

The pole at node $V_{Y}$ is expressed by Equation (12).

$$
\begin{equation*}
\mathrm{f}_{\mathrm{p} Y}=1 /\left(2 \pi \mathrm{R}_{\mathrm{Y}} \mathrm{C}_{\mathrm{Y}}\right) \tag{12}
\end{equation*}
$$

where $C_{Y}$ is given by $C_{Y}=C_{g s O N}+C_{d B C P 2 P}+C_{d B 5 P}+C_{g d O N}\left(1+\left(\frac{A_{\text {Out }}}{A_{V Y}}\right)\right)+C_{g d 5 P}$ and $R_{Y}=r_{\mathrm{o} 4 \mathrm{p}} \cdot \mathrm{g}_{\mathrm{mCP} 2 \mathrm{P}} \cdot \mathrm{r}_{\mathrm{oCP} 2 \mathrm{P}}\left\|\mathrm{R}_{\mathrm{CMF}}\right\| \mathrm{r}_{\mathrm{o} 5 \mathrm{P}}$. The selection of $\mathrm{R}_{\mathrm{CMF}}$ plays an important role in determining a compromise between the gain of the auxiliary amplifier and the phase margin of the op-amp. To achieve a sufficient phase margin, $\mathrm{f}_{\mathrm{PY}}$ should be higher than the unity gain frequency of the op-amp. Thus, $\mathrm{R}_{\mathrm{CMF}}$ has to be selected in such a way that the pole of the node Y , i.e., $\mathrm{f}_{\mathrm{PY}}$, is located at least a factor three higher than the op-
amp's unity gain frequency, and in that case, $R_{C M F} \ll r_{o 5 P}, r_{04 P} g_{m C P 2 P} r_{o C P 2 P}$ and $R_{Y}$ can be approximated as $R_{Y} \approx R_{C M F}$. In this case, $\mathrm{f}_{P Y}$ has a minor effect on the op-amp's frequency response up to the unity gain frequncy $f_{u}$, and Equation (12) can be simplified as below.

$$
\begin{equation*}
\mathrm{f}_{\mathrm{pY}}=1 /\left(2 \pi \mathrm{R}_{\mathrm{CMF}} \mathrm{C}_{\mathrm{Y}}\right) \tag{13}
\end{equation*}
$$

The zero is given by Equation (14).

$$
\begin{equation*}
\mathrm{f}_{\mathrm{z}}=1 /\left(2 \pi \mathrm{C}_{\mathrm{C}}\left[\mathrm{R}_{\mathrm{C}}-\left(\mathrm{g}_{\mathrm{mOP}}+\mathrm{A}_{\mathrm{Aux}} \mathrm{~g}_{\mathrm{mON}}\right)^{-1}\right]\right) \tag{14}
\end{equation*}
$$

The simplified transfer function of the proposed op-amp neglecting the pole at node Y can be approximated by Equation (15).

$$
\begin{equation*}
\mathrm{H}(\mathrm{~s}) \approx \frac{\mathrm{A}_{\mathrm{OLDC}}\left(1+\mathrm{s} / \omega_{\mathrm{z}}\right)}{\left(1+\mathrm{s} / \omega_{\mathrm{pDOMx}}\right)\left(1+\mathrm{s} / \omega_{\mathrm{pOut}}\right)} \tag{15}
\end{equation*}
$$

The small-signal model of the proposed op-amp is given in Figure 4.


Figure 4. Small-signal model of the proposed op-amp.

## 3. Results

The proposed and conventional class-A op-amps are designed in 130 nm CMOS technology. The unit size transistors used in both op-amps are $(\mathrm{W} / \mathrm{L})_{\mathrm{N}}=(\mathrm{W} / \mathrm{L})_{\mathrm{P}}=$ $10 / 0.27(\mu \mathrm{~m} / \mu \mathrm{m})$. The compensation capacitor has a value $\mathrm{C}_{\mathrm{C}}=4 \mathrm{pF}$ for both op-amps. The compensation resistor $R_{C}$ has a value $8 \mathrm{k} \Omega$ for the proposed op-amp and $19 \mathrm{k} \Omega$ for the Conv-A op-amp. For a fair comparison, the output transistors of the Conv-A op-amp $\mathrm{M}_{\mathrm{OP}}$ are scaled by the same factor $8 / 0.7$ and $\mathrm{M}_{\mathrm{ON}}$ is by the same factor $5 / 1$ as the proposed op-amp compared to the unit size transistors used in the circuit. They are simulated using the same bias current $\mathrm{I}_{\mathrm{B}}=15 \mu \mathrm{~A}$, and dual supply voltages $\mathrm{V}_{\mathrm{DD}}=+0.6 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{SS}}=-0.6 \mathrm{~V}$. Figure 5 shows the open-loop frequency response of the proposed op-amp. The proposed op-amp has open-loop gains $A_{\text {OLDC }}=89.7 \mathrm{~dB}$ with $R_{L}=1 \mathrm{M} \Omega$ and 57 dB with $\mathrm{R}_{\mathrm{L}}=200 \Omega$, and $\mathrm{C}_{\mathrm{L}}=300 \mathrm{pF}$ in both cases. On the other hand, the conventional class-A(Conv-A) op-amp can provide a maximum $A_{\text {OLDC }}$ of 75.8 dB for $R_{L}=1 \mathrm{M} \Omega$ and only 43.4 dB with $\mathrm{R}_{\mathrm{L}}=200 \Omega$. Figure 6 shows the corresponding frequency response of the Conv-A op-amp with $\mathrm{C}_{\mathrm{L}}=300 \mathrm{pF}$.


Frequency (Hz)
Figure 5. Frequency response of the proposed op-amp in open-loop configuration for $\mathrm{RL}=1 \mathrm{M} \Omega$ and $\mathrm{RL}=200 \Omega$.


Frequency (Hz)
Figure 6. Open-loop frequency response of the Conv-A op-amp for $R_{L}=1 \mathrm{M} \Omega$ and $R_{L}=200 \Omega$.
The unity gain frequency $f_{u}$ of the proposed op-amp for $R_{L}=1 \mathrm{M} \Omega$ is 16.9 MHz and for $R_{L}=200 \Omega$ is 16.01 MHz . The small-signal figures of merit $\mathrm{FOM}_{\mathrm{SS}}$ of the proposed
op-amp are 28.8 and 27.2 for $R_{L}=1 \mathrm{M} \Omega$ and $200 \Omega$. The Conv-A op-amp's $\mathrm{FOM}_{\mathrm{SS}}$ for similar loading conditions are 12.4 and 10.8. Thus, the proposed op-amp can drive a lowvalue resistive load (high-loading condition) by maintaining a relatively high open-loop gain. It can be seen that, as expected, the introduction of the auxiliary amplifier in the proposed op-amp leads to lower gain degradation (and consequently, lower gain errors) for lower-valued load resistors.

Figure 7 shows the transient response of the proposed and Conv-A op-amp with $\mathrm{R}_{\mathrm{L}}=1 \mathrm{M} \Omega$ and $\mathrm{C}_{\mathrm{L}}=300 \mathrm{pF}$ for a 500 kHz input pulse with 500 mVpp amplitude. It can be observed that the Conv-A op-amp cannot follow the input signal. From Figure 8, it can be asserted that this is because of the limitation of the peak negative output current, which corresponds to the quiescent current of the output branch in the Conv-A op-amp. From the pulse responses and load currents of the proposed and Conv-A op-amp for $R_{L}=1 \mathrm{M} \Omega$, it can be asserted that the proposed op-amp increases the negative slew rate by a factor of 20 compared with the Conv-A op-amp. The SR enhances by a large factor close to 20 from $0.36 \mathrm{~V} / \mu$ s for the Conv-A to $7.4 \mathrm{~V} / \mu$ s for the proposed op-amp. Therefore, the CE of the proposed and Conv-A op-amps are 15.6 and 0.8 , respectively.


Figure 7. Transient response of the Conv-A and proposed op-amps for 500 kHz and 500 mV pp amplitude input pulses with $\mathrm{R}_{\mathrm{L}}=1 \mathrm{M} \Omega$ and $\mathrm{C}_{\mathrm{L}}=300 \mathrm{pF}$.


Figure 8. Current in the load capacitance $C_{L}=300 \mathrm{pF}$ in the Conv-A and proposed op-amps for 500 kHz and 500 mV pp amplitude pulse inputs.

From Figure 9, it can be asserted that the proposed op-amp can drive both large capacitive and low-valued resistive loads. Figure 10 shows the output current in the $200 \Omega$ load resistor for the Conv-A and proposed op-amps for $500 \mathrm{mV}_{\mathrm{pp}}$ and 500 kHz input pulse. It can be seen that the proposed op-amp can provide 1.24 mA positive and negative peak output currents to a $200 \Omega$ resistive load for a $500 \mathrm{mV}_{\mathrm{pp}}$ and 500 kHz input pulse. In contrast, the Conv-A op-amp with the same input signal can provide only a $105 \mu \mathrm{~A}$ negative output current, which is limited by the quiescent current of the output branch.


Figure 9. Transient response of the Conv-A and proposed op-amps for 500 kHz and $500 \mathrm{mV}_{\mathrm{pp}}$ pulse inputs with $R_{L}=200 \Omega$ and $C_{L}=300 \mathrm{pF}$.


Figure 10. Current in $R_{L}=200 \Omega$ in the Conv-A and Proposed op-amps 500 kHz and $500 \mathrm{mV}_{\mathrm{pp}}$ amplitude pulse inputs.

Figures 11 and 12 show the closed-loop frequency response of the proposed and Conv-A op-amps in the voltage follower configuration (VF). The proposed op-amp has 3 dB .


Frequency (Hz)
Figure 11. Frequency response of the proposed op-amp in a close-loop VF configuration for $R L=1 \mathrm{M} \Omega$ and $R L=200 \Omega$.


Figure 12. Closed-loop frequency response of the conventional class-A op-amp for $R_{L}=1 \mathrm{M} \Omega$ and $\mathrm{R}_{\mathrm{L}}=200 \Omega$ in the VF mode.

The bandwidth (BW) is 29 MHz for $\mathrm{R}_{\mathrm{L}}=1 \mathrm{M} \Omega$ and 26.4 MHz for $\mathrm{R}_{\mathrm{L}}=200 \Omega$. In comparison, the Conv-A op-amp has 8.37 MHz and 4.6 MHz 3 dB bandwidths for similar loading conditions. It can be seen that the proposed op-amp has a higher bandwidth than the Conv-A op-amp.

A corner analysis of the proposed op-amp was performed to verify its robustness against temperature, process variations, and mismatches in the values of the design components. Table 1 shows the corner analysis of the op-amp employing typical $2 \%$ mismatches in the differential pair and the resistors used in the auxiliary amplifier. It can be asserted that, from the corner analysis, the proposed op-amp is robust against the temperature and process variations.

Figures of merit FOM $_{\text {CEDyn }}$ and FOM $_{\text {CEStat }}$ of the proposed op-amp are 12.6 and 7. $\mathrm{FOM}_{\mathrm{CEDyn}}$ and $\mathrm{FOM}_{\mathrm{CEStat}}$ of the Conv-A op-amp are 0.8 and 0.66 . Thus, the proposed op-amp achieved 16 times higher $\mathrm{FOM}_{\text {CEDyn }}$ and 10.6 times higher $\mathrm{FOM}_{\text {CEStat }}$ than the Conv-A op-amp.

Table 1. Corner analysis of the op-amp at different temperatures.

| At T $=27{ }^{\circ} \mathrm{C}$ |  |  |  |  |  |  | At T $=120{ }^{\circ} \mathrm{C}$ |  |  |  |  |  | At $\mathrm{T}=-20^{\circ} \mathrm{C}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Corner | tt | ff | fs | sf | ss | SD | tt | ff | fs | sf | ss | SD | tt | ff | fs | sf | ss | SD |
| $\mathrm{I}_{\text {TotalQ }}(\mu \mathrm{A})$ | 147 | 148 | 146 | 146 | 146 | 0.8 | 163 | 167 | 163 | 164 | 160 | 2.2 | 135 | 135 | 133 | 134 | 134 | 0.75 |
| $\begin{gathered} \text { THD (dB) } \\ \text { at } \mathrm{R}_{\mathrm{L}}=200 \Omega \end{gathered}$ | -66 | -65 | -66 | $-62$ | -60 | 2.4 | -55 | -50 | -50 | -49 | -52 | 2.13 | -65 | -60 | -61 | -60 | -62 | 1.9 |
| $\begin{gathered} \mathrm{f}_{\mathrm{u}}(\mathrm{MHz}) \\ \text { at } \mathrm{R}_{\mathrm{L}}=200 \Omega \end{gathered}$ | 16.9 | 17 | 16.7 | 16.7 | 16 | 0.3 | 11.62 | 11.12 | 11.36 | 11.59 | 11.83 | 0.24 | 19.14 | 19.4 | 19 | 18.9 | 18.4 | 0.33 |
| $\begin{gathered} \mathrm{PM}\left({ }^{\circ}\right) \\ \text { at } \mathrm{R}_{\mathrm{L}}=1 \mathrm{M} \Omega \end{gathered}$ | 64.1 | 63 | 65 | 65 | 67 | 1.31 | 70 | 68 | 72 | 69 | 68 | 1.5 | 62 | 62 | 60 | 62 | 64 | 1.26 |
| Gain | 90 | 87.7 | 89.4 | 85.7 | 90 | 1.65 | 74 | 70 | 78 | 71 | 79 | 3.6 | 91.3 | 90.7 | 91.5 | 90.3 | 90 | 0.57 |
| SR (V/ $\mu \mathrm{s}$ ) | 7.4 | 7 | 7.1 | 7.7 | 7.1 | 0.25 | 7 | 7.09 | 7.6 | 7.3 | 7.9 | 0.3 | 7.3 | 7.7 | 7.4 | 7.2 | 6.9 | 0.26 |
| $\begin{aligned} & \mathrm{I}_{\text {outpk }}-\mathrm{R}_{\mathrm{L}}= \\ & 200 \Omega(\mathrm{~mA}) \end{aligned}$ | 1.24 | 1.23 | 1.24 | 1.23 | 1.24 | 0.004 | 1.19 | 1.2 | 1.21 | 1.15 | 1.20 | 0.02 | 1.24 | 1.23 | 1.1 | 1.25 | 1.24 | 0.06 |

Comprehensive comparisons of the proposed op-amp's performance with state-of-the-art op-amps and Conv-A op-amp are shown in Table 2. The proposed op-amp has the highest small-signal, dynamic, static current efficiency, and global figures of merits. It can be asserted that, from the comparison table, the proposed architecture can drive both resistive and capacitive load efficiently. The presence of the auxiliary amplifier in the prosed architecture makes this possible.

Table 2. Summary of the results and performance comparison.

| Parameter (Units) | Proposed | Conv-A | $\begin{gathered} \hline[8] \\ 2020 \end{gathered}$ | $\begin{gathered} {[9]} \\ 2016 \end{gathered}$ | $\begin{gathered} {[10]} \\ 2016 \end{gathered}$ | $\begin{gathered} {[11]} \\ 2019 \end{gathered}$ | $\begin{gathered} {[12]} \\ 2017 \end{gathered}$ | $\begin{aligned} & \hline[13] \\ & 2019 \end{aligned}$ | $\begin{aligned} & \hline[14] \\ & 2020 \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Inversion level | SI | SI | SI | SI | SBT | SI | SBT | SI | SBT |
| CMOS process ( $\mu \mathrm{m}$ ) | 0.13 | 0.13 | 0.5 | 0.18 | 0.18 | 0.18 | 0.35 | 0.18 | 0.18 |
| Supply voltage <br> (V) | $\pm 0.6$ | $\pm 0.6$ | 1.2/2/2.5 | 1.8 | 0.7 | 1.8 | 0.9 | 1.8 | $\pm 0.3$ |
| Capacitive load (pF) | 300 | 300 | 16 | 200 | 20 | 100 | 10 | 5 | 10 |
| Resistive Load <br> $(\Omega)$ | $1 \mathrm{M} / 200$ | $1 \mathrm{M} / 200$ | - | - | - | - | - | 1 k | - |
| SR (V/ $/ \mathrm{s}$ ) | 7.4 | 0.36 | 3.9/4.3/4.3 | 74.1 | 2.8 | 51 | 0.25 | 13.25 | 8.4 |
| DC gain (dB) | 89.7/57 | 75.8/43.44 | 69/70/70 | 72 | 57.5 | 98 | 65 | 105.5 | 42.2 |
| $\mathrm{PM}\left({ }^{\circ}\right)$ | 64.1/76 | 75/97 | 58/58/58.5 | 50 | 60 | 71 | 60 | 53 | 54 |
| $\mathrm{f}_{\mathrm{u}}(\mathrm{MHz})$ | 16.9/16.0 | 6.6/5.72 | 8.3/8.4/8.5 | 86.5 | 3 | 21 | 1 | 231.7 | 16.1 |
| CMRR at DC <br> (dB) | 71 at $\mathrm{R}_{\mathrm{L}}=1 \mathrm{M}$ | 52 at $\mathrm{R}_{\mathrm{L}}=1 \mathrm{M}$ | 69/70/64 | NA | 19 | - | 45 | - | 85.12 |
| $\begin{aligned} & \text { PSRR + at DC } \\ & \text { (dB) } \end{aligned}$ | 109 at $\mathrm{R}_{\mathrm{L}}=1 \mathrm{M}$ | 69 at $\mathrm{R}_{\mathrm{L}}=1 \mathrm{M}$ | 73/73/73 | NA | 52.1 | - | - | - | 53.25 |
| PSRR - at DC <br> (dB) | 99 at $\mathrm{R}_{\mathrm{L}}=1 \mathrm{M}$ | 57 at $\mathrm{R}_{\mathrm{L}}=1 \mathrm{M}$ | 73/73/72 | NA | 66.4 | - | - | - | 56.89 |
| $\begin{gathered} \mathrm{I}_{\text {Outpk }}{ }^{+} \text {RL }=200 \Omega \\ (\mu \mathrm{~A}) \end{gathered}$ | 1241 | 1241 | - | - | - | - | - | 1200 | - |
| $\begin{gathered} \mathrm{I}_{\text {Outpk }}-\mathrm{RL}=200 \Omega \\ (\mu \mathrm{~A}) \end{gathered}$ | 1241 | 105 | - | - | - | - | - | - | - |
| $\mathrm{I}_{\text {totQ }}(\mu \mathrm{A})$ | 147 | 133 | 162/166/168 | 6611 | 36.3 | 1666.7 | 27 | 472 | 41.33 |
| Power ( $\mu \mathrm{W}$ ) | 176 | 159.6 | 244/332/420 | 11900 | 25.4 | 3000 | 24.3 | 850 | 24.8 |
| $\begin{gathered} \mathrm{FOM}_{\mathrm{CEDyn}} \\ (\mathrm{~V} . \mathrm{pF} / \mu \mathrm{s} . \mu \mathrm{W}) \end{gathered}$ | 12.6 | 0.8 | 0.25/0.21/0.16 | 1.25 | 2.2 | 1.7 | 0.1 | 0.078 | 3.3 |
| $\begin{gathered} \mathrm{FOM}_{\mathrm{SS}} \\ (\mathrm{MHz} . \mathrm{pF} / \mu \mathrm{W}) \end{gathered}$ | 28.8/27.2 | 12.4/10.8 | 0.54/0.4/0.3 | 1.45 | 2.36 | 0.7 | 0.4 | 1.4 | 6.49 |
| $\begin{aligned} & \mathrm{FOM}_{\text {CEStat }} \\ & (\mu \mathrm{A} / \mu \mathrm{W}) \end{aligned}$ | 7 | 0.66 | - | - | - | - | - | 1.4 | - |
| $\mathrm{FOM}_{\text {Global }}$ | 19 | 3 | 0.4/0.29/0.22 | 1.34 | 2.27 | 1.09 | 0.2 | 1.4 | 4.6 |

[^0]
## 4. Conclusions

A simple class-AB Miller op-amp that can drive both resistive and capacitive loads is presented here. A compact auxiliary amplifier is used to provide the static class-AB operation and helps to achieve higher gain, bandwidth, and a well-defined output quiescent current. The proposed op-amp can provide a 13.9 dB higher open-loop gain, a factor 20 higher slew-rate, and a factor 3.3 to 5.7 higher bandwidth (in VF configuration) than the conventional op-amp at the expense of only $10 \%$ additional quiescent current compared to the Conv-A op-amp.

Author Contributions: Investigation, writing, review, and editing were completed by A.P., M.R.-P., J.R.-A., R.B.-P., H.V.-L., J.H.-C. and A.D.-S. All authors have read and agreed to the published version of the manuscript.
Funding: This work was supported in part by the Mexican Consejo Nacional de Ciencia y Tecnologia (CONACYT) under grant A1-S-43214.

Data Availability Statement: Data is contained within the article.
Acknowledgments: The authors thank MOSIS for providing the simulation model.
Conflicts of Interest: There are no conflicts of interest.

## References

1. Cruz, S.C.D.; Reyes, M.G.T.D.; Gaffud, T.C.; Abaya, T.V.F.; Gusad, M.T.A.; Rosales, M.D. Design and implementation of operational amplifiers with programmable characteristics in a 90 nm CMOS process. In Proceedings of the 2009 European Conference on Circuit Theory and Design, Antalya, Turkey, 23-27 August 2009; pp. 209-212.
2. Razavi, B. Design of Analog CMOS Integrated Circuits; McGraw-Hill: New York, NY, USA, 2001.
3. William, S.M.C. Analog Design Essentials; Springer: New York, NY, USA; Berlin, Germany, 2006.
4. Monticelli, D.M. A quad CMOS single-supply op amp with rail-to-rail output swing. IEEE J. Solid State Circuits 1986, 21, 1026-1034. [CrossRef]
5. De Langen, K.-J.; Huijsing, J. Compact low-voltage power-efficient operational amplifier cells for VLSI. IEEE J. Solid State Circuits 1998, 33, 1482-1496. [CrossRef]
6. Gregorian, R.; Temes, G.C. Analog MOS Integrated Circuits for Signal Processing; Wiley Series on Filters: Design Manufacturing and Applications; Wiley-Interscience: New York, NY, USA, 1986.
7. Torralba, A.; Carvajal, R.G.; Ramirez-Angulo, J.; Tombs, J.; Galán, T. Class AB output stages for low voltage CMOS opamps with accurate quiescent current control by means of dynamic biasing. In Proceedings of the ICECS 2001 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483), Malta City, Malta, 2-5 September 2001; Volume 2, pp. 967-970. [CrossRef]
8. Padilla-Cantoya, I.; Molinar-Solis, J.E.; Medina-Vazquez, A.S.; Gurrola-Navarro, M.A.; Rizo-Dominguez, L.; Gutierrez-Frias, E.F. Class AB Op-Amp with Accurate Static Current Control for Low and High Supply Voltages. IEEE Trans. Circuits Syst. II Express Briefs 2021, 1. [CrossRef]
9. Sutula, S.; Dei, M.; Terés, L.; Serra-Graells, F. Variable-Mirror Amplifier: A New Family of Process-Independent Class-AB Single-Stage OTAs for Low-Power SC Circuits. IEEE Trans. Circuits Syst. I Regul. Pap. 2016, 63, 1101-1110. [CrossRef]
10. Cabrera-Bernal, E.; Pennisi, S.; Grasso, A.D.; Torralba, A.; Carvajal, R.G. 0.7-V Three-Stage Class-AB CMOS Operational Transconductance Amplifier. IEEE Trans. Circuits Syst. I Regul. Pap. 2016, 63, 1807-1815. [CrossRef]
11. Anisheh, S.M.; Abbasizadeh, H.; Shamsi, H.; Dadkhah, C.; Lee, K.-Y. $98-\mathrm{dB}$ Gain Class-AB OTA with 100 pF Load Capacitor in 180-nm Digital CMOS Process. IEEE Access 2019, 7, 17772-17779. [CrossRef]
12. Grasso, A.D.; Pennisi, S.; Scotti, G.; Trifiletti, A. 0.9-V Class-AB Miller OTA in $0.35 \mu \mathrm{~m}$ CMOS with Threshold-Lowered Non-Tailed Differential Pair. IEEE Trans. Circuits Syst. I Regul. Pap. 2017, 64, 1740-1747. [CrossRef]
13. Kuo, P.-Y.; Tsai, S.-D. An Enhanced Scheme of Multi-Stage Amplifier with High-Speed High-Gain Blocks and Recycling Frequency Cascode Circuitry to Improve Gain-Bandwidth and Slew Rate. IEEE Access 2019, 7, 130820-130829. [CrossRef]
14. Renteria-Pinon, M.; Ramirez-Angulo, J.; Diaz-Sanchez, A. Simple Scheme for the Implementation of Low Voltage Fully Differential Amplifiers without Output Common-Mode Feedback Network. J. Low Power Electron. Appl. 2020, 10, 34. [CrossRef]

[^0]:    SI, strong inversion; SBT, sub-threshold.

