Next Article in Journal
Optimal Control of Drug Therapy in a Hepatitis B Model
Next Article in Special Issue
Chip-Based Cytometry Illuminated by a Blade-Shape Continuous Light for Multispectral Detection
Previous Article in Journal
Relationship between Flowability, Entrapped Air Content and Strength of UHPC Mixtures Containing Different Dosage of Steel Fiber
Previous Article in Special Issue
Mutual Authentication Protocol for Role-Based Access Control Using Mobile RFID
Article Menu

Export Article

Open AccessArticle
Appl. Sci. 2016, 6(8), 217; doi:10.3390/app6080217

A Self-Testing Platform with a Foreground Digital Calibration Technique for SAR ADCs

1
The Department of Electrical Engineering, National Cheng Kung University, Tainan 701, Taiwan
2
The Department of Electrical Engineering, National Taipei University, Taipei, 23741, Taiwan
3
The Department of Computer Science and Information Engineering, Nanhua University, Chiayi 62249, Taiwan
*
Author to whom correspondence should be addressed.
Academic Editor: Teen-Hang Meen
Received: 29 May 2016 / Revised: 24 July 2016 / Accepted: 26 July 2016 / Published: 29 July 2016

Abstract

This study presents a self-testing platform with a foreground digital calibration technique for successive approximation register (SAR) analog-to-digital converters (ADCs). A high-accuracy digital-to-analog converter (DAC) with digital control is used for the proposed self-testing platform to generate the sinusoidal test signal. This signal is then implemented using an Arduino board, and the clock signal is generated to test the ADCs. In addition, fast Fourier transform and recursive discrete Fourier transform (RDFT) processors are adopted for dynamic performance evaluation and calibration of the ADCs. The third harmonic distortion caused by the non-linearity of the track-and-hold circuit, the mismatch of the DAC capacitor array, and the direct current (DC) offset of the comparator can be calculated using the processors to improve the ADC performance. The advantages of the proposed platform include its low cost, high integration, and no need for an extra analogy compensation circuit to deal with calibration. In this work a 12 bit SAR ADC and an RDFT processor are used in the Taiwan Semiconductor Manufacturing Co., Ltd. (TSMC) 0.18 μm standard complementary metal–oxide–semiconductor (CMOS) process with a sampling rate of 18.75 kS/s to validate the proposed method. The measurement results show that the signal-to-noise and distortion ratio is 55.07 dB before calibration and 61.35 dB after calibration. View Full-Text
Keywords: analog-to-digital converters (ADCs); digital calibration method; self-testing; successive approximation register ADC (SAR) analog-to-digital converters (ADCs); digital calibration method; self-testing; successive approximation register ADC (SAR)
Figures

This is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited. (CC BY 4.0).

Scifeed alert for new publications

Never miss any articles matching your research from any publisher
  • Get alerts for new papers matching your research
  • Find out the new papers from selected authors
  • Updated daily for 49'000+ journals and 6000+ publishers
  • Define your Scifeed now

SciFeed Share & Cite This Article

MDPI and ACS Style

Juan, Y.-H.; Huang, H.-Y.; Lee, S.-Y.; Lai, S.-C.; Juang, W.-H.; Luo, C.-H. A Self-Testing Platform with a Foreground Digital Calibration Technique for SAR ADCs. Appl. Sci. 2016, 6, 217.

Show more citation formats Show less citations formats

Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Related Articles

Article Metrics

Article Access Statistics

1

Comments

[Return to top]
Appl. Sci. EISSN 2076-3417 Published by MDPI AG, Basel, Switzerland RSS E-Mail Table of Contents Alert
Back to Top