Design of a Convolutional Two-Dimensional Filter in FPGA for Image Processing Applications
AbstractExploiting the Bachet weight decomposition theorem, a new two-dimensional filter is designed. The filter can be adapted to different multimedia applications, but in this work it is specifically targeted to image processing applications. The method allows emulating standard 32 bit floating point multipliers using a chain of fixed point adders and a logic unit to manage the exponent, in order to obtain IEEE-754 compliant results. The proposed design allows more compact implementation of a floating point filtering architecture when a fixed set of coefficients and a fixed range of input values are used. The elaboration of the data proceeds in raster-scan order and is capable of directly processing the data coming from the acquisition source thanks to a careful organization of the memories, avoiding the implementation of frame buffers or any aligning circuitry. The proposed architecture shows state-of-the-art performances in terms of critical path delay, obtaining a critical path delay of 4.7 ns when implemented on a Xilinx Virtex 7 FPGA board. View Full-Text
Share & Cite This Article
Licciardo, G.D.; Cappetta, C.; Di Benedetto, L. Design of a Convolutional Two-Dimensional Filter in FPGA for Image Processing Applications. Computers 2017, 6, 19.
Licciardo GD, Cappetta C, Di Benedetto L. Design of a Convolutional Two-Dimensional Filter in FPGA for Image Processing Applications. Computers. 2017; 6(2):19.Chicago/Turabian Style
Licciardo, Gian D.; Cappetta, Carmine; Di Benedetto, Luigi. 2017. "Design of a Convolutional Two-Dimensional Filter in FPGA for Image Processing Applications." Computers 6, no. 2: 19.
Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.