Next Article in Journal
An Optimal Order Method for Multiple Roots in Case of Unknown Multiplicity
Previous Article in Journal
A Greedy Algorithm for Neighborhood Overlap-Based Community Detection
Article Menu

Export Article

Open AccessArticle
Algorithms 2016, 9(1), 9; doi:10.3390/a9010009

NBTI-Aware Transient Fault Rate Analysis Method for Logic Circuit Based on Probability Voltage Transfer Characteristics

School of Electrical Engineering and Automation, Harbin Institute of Technology. No. 2 Yikuang Street, Harbin 150080, China
*
Author to whom correspondence should be addressed.
Academic Editor: Paul M. Goggans
Received: 30 August 2015 / Revised: 5 November 2015 / Accepted: 14 January 2016 / Published: 18 January 2016
View Full-Text   |   Download PDF [3425 KB, uploaded 18 January 2016]   |  

Abstract

The reliability of Very Large Scale Integration (VLSI) circuits has become increasingly susceptible to transient faults induced by environmental noise with the scaling of technology. Some commonly used fault tolerance strategies require statistical methods to accurately estimate the fault rate in different parts of the logic circuit, and Monte Carlo (MC) simulation is often applied to complete this task. However, the MC method suffers from impractical computation costs due to the size of the circuits. Furthermore, circuit aging effects, such as negative bias temperature instability (NBTI), will change the characteristics of the circuit during its lifetime, leading to a change in the circuit’s noise margin. This change will increase the complexity of transient fault rate estimation tasks. In this paper, an NBTI-aware statistical analysis method based on probability voltage transfer characteristics is proposed for combinational logic circuit. This method can acquire accurate fault rates using a discrete probability density function approximation process, thus resolving the computation cost problem of the MC method. The proposed method can also consider aging effects and analyze statistical changes in the fault rates. Experimental results demonstrate that, compared to the MC simulation, our method can achieve computation times that are two orders of magnitude shorter while maintaining an error rate less than 9%. View Full-Text
Keywords: VLSI circuit; transient fault; aging effects; voltage transfer characteristics; discrete probability density function approximation VLSI circuit; transient fault; aging effects; voltage transfer characteristics; discrete probability density function approximation
This is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited. (CC BY 4.0).

Scifeed alert for new publications

Never miss any articles matching your research from any publisher
  • Get alerts for new papers matching your research
  • Find out the new papers from selected authors
  • Updated daily for 49'000+ journals and 6000+ publishers
  • Define your Scifeed now

SciFeed Share & Cite This Article

MDPI and ACS Style

Yang, Z.; Li, J.; Yu, Y.; Peng, X. NBTI-Aware Transient Fault Rate Analysis Method for Logic Circuit Based on Probability Voltage Transfer Characteristics. Algorithms 2016, 9, 9.

Show more citation formats Show less citations formats

Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Related Articles

Article Metrics

Article Access Statistics

1

Comments

[Return to top]
Algorithms EISSN 1999-4893 Published by MDPI AG, Basel, Switzerland RSS E-Mail Table of Contents Alert
Back to Top