Organic Thin Film Transistors Incorporating Solution Processable Thieno[3,2-b]thiophene Thienoacenes

Nicole A. Rice¹, François Magnan², Owen A. Melville¹, Jaclyn L. Brusso² and Benoît H. Lessard¹

¹ University of Ottawa, Department of Chemical and Biological Engineering, 161 Louis Pasteur, Ottawa, Ontario, K1N 6N5

² University of Ottawa, Department of Chemistry and Biomolecular Science,
10 Marie Curie, Ottawa, Ontario, K1N 6N5

E-mail: benoit.lessard@uottawa.ca (BHL) and jbrusso@uottawa.ca (JLB)

Supporting Materials

Experimental

All solvents and reagents were purchased from commercial sources and used without further purification. The synthesis and purification of the four thienoacenes and thienoacridines has been reported previously [1]. The compounds were further purified by a second recrystallization step before incorporation into devices. Plasma treatment was performed using a Harrick Plasma Cleaner (PDC-32G). Thin films were spin coated using a Laurell Spin Coater, Model WS-650MZ-23NPPB. Electrical measurements were performed on a custom electrical probe station with environmental chamber with controlled atmosphere, oesProbe A10000-P290 (Element Instrumentation Inc. & Kreus Design Inc.) using a Keithley 2614B to set V_{DS} and V_{GS} and to measure I_{DS}. Voltages were increased in a step-wise manner, rather than pulsed, with a delay of 100 ms between measurements. Each device was tested four times. Transfer curves were measured in the saturation regime and were modelled using the following equation:

$$I_{\rm DS} = \frac{\mu C_i W}{2 L} (V_{GS} - V_T)^2$$
 Equation 1

where L and W are the channel length and width, respectively. C_i is the capacitance density of the gate dielectric, calculated using $C_i = \frac{\varepsilon_0 \varepsilon_T}{t}$, where *t* is the thickness of the dielectric (230 nm) and

 $\varepsilon_{\rm r}$ is the relative dielectric constant of SiO₂ (3.9). μ is the field-effect mobility and is calculated from the slope of best fit though the most linear region of $\sqrt{I_{\rm DS}}$ plotted against V_{GS} . The threshold voltage V_T is calculated as the x-intercept of the same line fitting.

Bottom-gate bottom-contact devices were constructed using pre-fabricated OTFT chips (Generation 5) purchased from Fraunhofer Institute for Photonic Microsystems (IPMS). The gate was n-doped Si, with a 230 nm SiO₂ dielectric; the drain and source electrodes were Au (30 nm), with a 10 nm ITO adhesion layer. Each chip contained 16 transistors, four each of the four different channel lengths: 2.5, 5, 10 and 20 μ m. The width of all the devices was 2000 μ m. Device data was averaged for a minimum of 8 devices, with the exception of **2** which experienced some device degradation in air.

Device Preparation

All device preparation was performed in air. The Fraunhofer chips were rinsed well with acetone (to remove the resist) and plasma treated for 15 min. The chips were rinsed with water and isopropanol and dried with N₂ before being submerged in a 1% solution of octyltrichlorosilane (OTS) in toluene. The chips were left sitting in the OTS/toluene mixture for 1 h at 70 °C, before they were rinsed well with toluene and dried in a vacuum oven at 70 °C, again for 1h.

For the devices prepared using chlorobenzene or CS_2 (no poly(styrene)), 5 mg of each molecule was weighed out and dissolved in 1 mL of either chlorobenzene or CS_2 . The solutions were heated to either 90 °C (for chlorobenzene) or 60 °C (for CS_2) before being filtered through a 0.2 µm PTFE membrane. Thin films were prepared by static spin coating (500 rpm for 1 min) 200 µL of solution at room temperature in air.

A 5 mg/mL stock solution of poly(styrene) (PS, $M_n = 194$ kDa) in CS₂ was prepared. 5 mg of each of the four thienoacenes was weighed out into separate vials, and 1 mL of the PS/CS₂ solution was added to each of the vials (final ratio of thienoacene:PS in solution was 1:1 wt/wt). The solutions were heated at 60 °C for 10 minutes, allowed to cool to room temperature and then filtered through PTFE membranes (pore size of 0.2 µm). Thin films were prepared by static spin coating (2500 rpm for one minute) 200 µL of each of the small molecule solutions at room

temperature in air. The chips were dried in a vacuum oven for 1 h at 70 °C, stored under vacuum, and tested within 48 h of fabrication. Testing was carried out in both vacuum (pressure less than 0.1 Pa) and air; testing in vacuum was performed first, followed immediately by testing in air. Devices were allowed to acclimatize for 30 min in both air and vacuum before testing.

	Vacuum				Air			
Name	Average µ (cm ² /Vs) x10 ⁻⁴	Highest µ (cm²/Vs)	$I_{on/off}$	$V_{T}(V)$	Average µ (cm²/Vs) x10 ⁻⁴	Highest µ (cm²/Vs)	$I_{on/off}$	V _T (V)
1	3.4 ± 0.78	1.4 x 10 ⁻³	10-10 ³	3.6 ±	2.4 ± 0.49	9.1 x 10 ⁻⁴	10-10 ²	8.8± 4
2	0.85 ± 0.24	5.5 x 10 ⁻⁴	10-10 ⁴	-2.1 ± 3	4.5 ± 0.67	1.1 x 10 ⁻³	10 - 10 ³	-3.2 ± 1
3	0.36 ± 0.0082	1.4 x 10 ⁻⁴	10-10 ²	5.7 ± 3	0.45 ± 0.15	2.3 x 10 ⁻⁴	10 - 10 ³	$\begin{array}{c} 0.0078 \\ \pm 4 \end{array}$
4	9.2 ± 1.8	2.3 x 10 ⁻³	$10^3 - 10^4$	-30 ± 1	11 ± 1.9	2.7 x 10 ⁻³	10 ³	-25 ± 0.8

Table S1. Device data for all thienoacenes and thienoacridines for a channel length of 2.5 μ m.

Table S2. Device data for all thienoacenes and thienoacridines for a channel length of 10 μ m.

	Vacuum				Air			
Name	Average μ (cm²/Vs) x10 ⁻⁴	Highest µ (cm²/Vs)	$I_{on/off}$	$V_T(V)$	Average μ (cm ² /Vs) x10 ⁻⁴	Highest µ (cm²/Vs)	$I_{on/off}$	V _T (V)
1	4.3 ± 1.4	2.5 x 10 ⁻³	10 - 10 ⁴	-15 ± 3	9.6 ± 3.6	4.6 x 10 ⁻³	10-10 ³	-4.0 ± 5
2	2.1 ± 0.40	7.0 x 10 ⁻⁴	$10^2 - 10^3$	-26 ± 2	17 ± 5.2	6.2 x 10 ⁻³	10 ² -10 ⁴	-16 ± 2
3	0.76 ± 0.21	3.2 x 10 ⁻⁴	10 - 10 ³	-15 ± 2	0.87 ± 0.21	3.3 x 10 ⁻⁴	10 ² -10 ³	-8.2 ± 1
4	4.0 ± 0.31	6.5 x 10 ⁻⁴	$10^2 - 10^3$	-36 ± 0.5	9.0 ± 1.0	1.6 x 10 ⁻³	10 ³	-29 ± 0.6

Table S3. Device data for all thienoacenes and thienoacridines for a channel length of 20 $\mu m.$

	Vacuum				Air			
Name	Average μ (cm ² /Vs) x10 ⁻⁴	Highest µ (cm²/Vs)	$I_{on/off}$	V _T (V)	Average μ (cm ² /Vs) x10 ⁻⁴	Highest µ (cm²/Vs)	I _{on/off}	V _T (V)
1	6.0 ± 1.7	2.2 x 10 ⁻³	$10^2 - 10^3$	-15 ± 3	5.7 ± 1.3	1.7 x 10 ⁻³	10-10 ³	-9.5 ± 3
2	2.5 ± 0.39	9.4 x 10 ⁻⁴	10 ² -10 ³	-28 ± 0.8	13 ± 1.3	2.1 x 10 ⁻³	10 ³ -10 ⁴	-19 ± 0.7
3	1.9 ± 0.40	5.5 x 10 ⁻⁴	10-10 ³	-23 ± 2	2.6 ± 0.33	5.3 x 10 ⁻⁴	$10^2 - 10^3$	-13 ± 1
4	3.8 ± 0.22	5.8 x 10 ⁻⁴	10 ²	-37 ± 0.4	7.9 ± 0.50	1.3 x 10 ⁻³	10 ³	-31 ± 0.7



Figure S1. Average threshold voltages for samples tested in (a) vacuum and (b) air.



Figure S2. (a) Device mobility and (b) threshold voltage as a function of gate voltage for 4/PS sample (channel length of 5 μ m).

References

1. Magnan, F.; Gabidullin, B.; Brusso, J. L. Applying thieno[3,2-b]thiophene as a building block in the design of rigid extended thienoacenes. *RSC Adv.* **2016**, *6*, 97420–97429, doi:10.1039/C6RA18897D.