Article

Modeling and Control of the Distributed Power Converters in a Standalone DC Microgrid

Xiaodong Lu * and Jiangwen Wan

School of Instrumentation Science and Opto-electronics Engineering, Beihang University, Beijing 100191, China; jwwan@buaa.edu.cn
* Correspondence: xiaodong.lu@buaa.edu.cn; Tel.: +86-134-6671-4177

Academic Editor: João P. S. Catalão
Received: 25 January 2016; Accepted: 14 March 2016; Published: 18 March 2016

Abstract: A standalone DC microgrid integrated with distributed renewable energy sources, energy storage devices and loads is analyzed. To mitigate the interaction among distributed power modules, this paper describes a modeling and control design procedure for the distributed converters. The system configuration and steady-state analysis of the standalone DC microgrid under study are discussed first. The dynamic models of the distributed converters are then developed from two aspects corresponding to their two operating modes, device-regulating mode and bus-regulating mode. Average current mode control and linear compensators are designed accordingly for each operating mode. The stability of the designed system is analyzed at last. The operation and control design of the system are verified by simulation results.

Keywords: standalone DC microgrid; dynamic modeling and control; distributed converters; bidirectional buck-boost converter

1. Introduction

With increasing use of renewable energy sources (RES), the standalone DC microgrid is envisioned as one promising technology to integrate distributed RES, energy storage devices (ESD) and varieties of loads in many power management and distribution applications [1–4].

In a generic standalone DC microgrid, distributed RES, ESD and loads are interfaced to the DC bus using power electronics converters. There is no specific line regulator; thus, ESD converters or RES converters have to take charge of the bus regulation. Therefore, power converters in the system can be divided into two groups depending on their respective operating modes, bus-regulating mode and device-regulating mode.

In the design of a DC microgrid integrated with distributed power modules, one of the primary concerns is how to avoid the undesirable interaction among different modules. The interaction may appear as two forms: the non-zero output impedance of bus-regulating converters may interfere with the control loops of device-regulating converters, and the non-resistive input impedance of device-regulating converters may affect the control loops of bus-regulating converters. In most applications, the device-regulating converters have to provide strict output voltage regulation to satisfy the voltage requirement of the devices, which, together with the high efficiency of these converters, causes them to perform like constant power sources/loads to the DC bus. Consequently, when the net power of device-regulating converts is towards/against the DC bus, the total closed-loop input impedance of the device-regulating converts can be approximated as a positive/negative incremental resistance, with the magnitude varying with the net power. It may result in significant stability problems, since the impedance interaction is the root of the instability in a source-load interconnected system [5].
To solve the stability issues caused by impedance interaction, several passive damping methods [6,7] and active stabilization methods [8,9] have been proposed. Passive damping methods use passive components, such as resistors, capacitors and inductors, to improve the system stability. Active stabilization methods, on the other hand, usually use some advanced control methods to change the output impedance of the line regulator, so as to avoid the impedance interaction.

However, in a standalone DC microgrid, the regulation of the DC bus is implemented by distributed RES or ESD converters. They should not only be able to regulate the rest of the system in a stable manner, but also operate their own devices efficiently and provide the required protection, such as current limitation. As a result, simple linear control methods are preferred in the design of distributed power converters. The purpose of this work is to develop dynamic models of the distributed converters in a standalone DC microgrid, by which average current mode control and linear compensators could be employed in the control of these converters, so as to improve the performance and stability of the system.

This paper is organized as follows. The configuration and operation of the standalone DC microgrid under study are provided in Section 2. In Section 3, dynamic models of the distributed power converters are developed from two aspects, device-regulating mode and bus-regulating mode. Necessary transfer functions for compensator design are derived from these models. The stability of the entire system is analyzed at last. In Section 4, the operation and control design of the system are verified by simulation results. Section 5 concludes this paper.

2. System Configuration and Operation

Figure 1a shows a simplified architecture of the standalone DC microgrid studied in this work, which is composed of distributed PV arrays, DC loads and battery packs. The target system is based on a 48-V DC bus. These kinds of low voltage DC microgrids have been widely used in residential applications, remote communication stations and data centers [10–12]. To reduce the development time and cost, as well as to simplify the operation of the system, as shown in Figure 1b, all distributed power sources or loads are interfaced to the DC bus via identical 500-W non-inverting four-switch buck-boost converters, considering their capabilities of bidirectional power flow and voltage step up/down. Very high efficiency over a wide range of operating voltages has already been demonstrated using this topology [13,14].

![Figure 1. (a) Architecture of the standalone DC microgrid. (b) Power stage of the adopted bidirectional non-inverting buck-boost converter.](image_url)

Different operating modes of the standalone DC microgrid are summarized in Table 1. Modes I and II correspond to the case when PV arrays operate in the maximum power point tracking (MPPT) mode, while the DC bus is regulated by the battery packs. Mode III refers to the case when the maximum output power of the PV arrays is greater than the total power demanded by batteries and
loads. In this case, to protect the batteries from overcharging, battery charging current is limited; thus, PV converters have to take over the task of bus regulation. In Mode IV, the demanded load power is greater than the total maximum power of PV arrays and battery packs. At this point, load shedding is required in order to maintain the system stability. A simple load shedding scheme based on voltage thresholds can be seamlessly applied [15]; therefore, Mode IV will not be discussed in this paper.

Table 1. Operating modes of the standalone DC microgrid.

<table>
<thead>
<tr>
<th>System Mode</th>
<th>PV Mode</th>
<th>Battery Mode</th>
<th>Load Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>Mode I</td>
<td>MPPT (device)</td>
<td>Discharging (bus)</td>
<td>Normal (device)</td>
</tr>
<tr>
<td>Mode II</td>
<td>MPPT (device)</td>
<td>Charging (bus)</td>
<td>Normal (device)</td>
</tr>
<tr>
<td>Mode III</td>
<td>Off-MPPT (bus)</td>
<td>Charging (device)</td>
<td>Normal (device)</td>
</tr>
<tr>
<td>Mode IV</td>
<td>MPPT (device)</td>
<td>Discharging (bus)</td>
<td>Shedding (device)</td>
</tr>
</tbody>
</table>

From Table 1, it can be concluded that in each operating mode of the standalone DC microgrid, all distributed power converters can be divided into two groups depending on their respective responsibilities: bus-regulating converters and device-regulating converters. PV converters or battery converters take charge of the bus regulation based on the states of the batteries and the voltage level of the DC bus. The rule of the transitions between bus-regulating mode and device-regulating mode is shown in Figure 2. Battery converters switch from the bus-regulating mode to the device-regulating mode when the battery voltage $V_{bat}$ reaches the fully-charged voltage $V_{bat,ref}$, while the charging current $I_{charge}$ is still positive, and switch back to the bus-regulating mode when the bus voltage $V_{bus}$ is less than its reference value $V_{bus,ref}$. In the case of PV converters, they switch from the device-regulating mode to the bus-regulating mode when $V_{bus} \geq 1.1V_{bus,ref}$ and switch back to the device-regulating mode when $V_{bus} \leq 1.05V_{bus,ref}$. It should be noted that there is an intermediate state during the transition when both battery converters and PV converters are working in the device-regulating mode. During that state, $V_{bus}$ keeps changing until the next threshold is reached.

![Diagram of the transitions between bus-regulating mode and device-regulating mode.](image)

Figure 2. Diagram of the transitions between bus-regulating mode and device-regulating mode.

Based on the above classification, a demonstration circuit diagram of the DC microgrid is shown in Figure 3a, where $m$ converters work in the bus-regulating mode and $n$ converters work in the device-regulating mode. The well-known droop control method [16] is adopted in the bus regulation to guarantee that several distributed converters can operate on the bus simultaneously. Assuming the control loops are well designed in each converter, the bus port of a bus-regulating converter behaves as a voltage source $V_{bus,j}$ in series with a droop resistance $R_{droop,j}$, while the device port of a device-regulating converter behaves as a constant voltage source $V_{dev,j}$. Meanwhile, considering the high efficiency of these converters, the device ports of bus-regulating converters and the bus ports
of device-regulating converters can be regarded as constant power sinks/sources depending on the direction of the power flow.

When only the effect of each converter with respect to the bus is taken into account, an equivalent circuit diagram of the standalone DC microgrid is obtained in Figure 3b. All of the bus-regulating power modules can be represented as a Thevenin equivalent source ($V_{bus,eq}$, $R_{droop,eq}$), where $R_{droop,eq} = R_{droop,1} \parallel \cdots \parallel R_{droop,m}$, and $V_{bus,eq} = R_{droop,eq} \sum_{i=1}^{m} (V_{bus,i} / R_{droop,i})$. All of the device-regulating power modules can be combined into a power source/sink $P_{dev,eq} = \sum_{j=1}^{n} P_{dev,j}$.

![Figure 3. (a) Circuit diagram of the DC microgrid where $m$ converters work in the bus-regulating mode and $n$ converters work in the device-regulating mode. (b) Equivalent circuit diagram.](image)

3. Dynamic Modeling and Control Design

The modeling and control design of the distributed converters in a standalone DC microgrid will be discussed from two aspects: device-regulating mode and bus-regulating mode.

3.1. Closed-Loop Input Impedance of the Device-Regulating Converters

The small-signal averaged circuit model of a device-regulating converter is shown in Figure 4, where $Z_{dev}$ represents the input impedance of the device. The adopted bidirectional buck-boost converter is supposed to work in the buck mode when $V_{bus} > V_{dev}$ and work in the boost mode when $V_{bus} < V_{dev}$. Only the continuous conduction mode (CCM) is considered here for simplification, since the device-regulating converters work in CCM for most cases. In the circuit model, the output impedance of bus-regulating converters is assumed to be zero, while the effect of the non-zero output impedance of bus-regulating converters on the dynamics of a device-regulating converter will be discussed in Section 3.3.

![Figure 4. Averaged small-signal circuit of a device-regulating converter when it operates in (a) the buck mode or in (b) the boost mode.](image)
In the device-regulating converter, the average current mode control method is adopted to simplify the feedback control design, as well as to provide the required current limitation. The small-signal control block diagram of a device-regulating converter is shown in Figure 5. $G_{id}(s)$ and $G_{rd}(s)$ are the transfer functions from control variable $\hat{d}$ to inductor current $\hat{i}_L$ and device voltage $\hat{v}_{dev}$. $G_{ig}(s)$ and $G_{vg}(s)$ are the transfer functions from input voltage $\hat{v}_{bus}$ to inductor current $\hat{i}_L$ and device voltage $\hat{v}_{dev}$. $H_i(s)$ and $H_v(s)$ are the current and the voltage sensing gains. $G_{ci}(s)$ and $G_{co}(s)$ are the compensators of the inner current loop and outer voltage loop, respectively, and $G_m$ is the gain of the pulse width modulator. The derivations of $G_{id}(s)$, $G_{rd}(s)$, $G_{ig}(s)$ and $G_{vg}(s)$ for a device-regulating converter working in the buck mode or boost mode are expressed in Table 2, where $Z_{load} = Z_C \parallel Z_{dev}$, $Z_C = 1/sC + R_C$ and $Z_L = sL + R_L$. In the control design, the target crossover frequency of the inner current loop is $f_{ci} = f_{sw}/10$, while that of the outer voltage loop is $f_{co} = f_{ci}/10$, where $f_{sw}$ is the converter switching frequency. The detailed design of the average current mode control for a device-regulating converter is a classic topic [17,18], so it will not be discussed here.

![Figure 5. The small-signal control block diagram of a device-regulating converter.](image)

Table 2. The derivations of $G_{id}(s)$, $G_{rd}(s)$, $G_{ig}(s)$ and $G_{vg}(s)$.

<table>
<thead>
<tr>
<th>Transfer Function</th>
<th>Buck Mode</th>
<th>Boost Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>$G_{id}(s)$</td>
<td>$\frac{V_{bus}}{Z_L + Z_{load}}$</td>
<td>$\frac{V_{dev} + D'\hat{i}<em>L Z</em>{load}}{Z_L + D'Z_{load}}$</td>
</tr>
<tr>
<td>$G_{rd}(s)$</td>
<td>$\frac{G_{id}(s)Z_{load}}{D}$</td>
<td>$\frac{(D'G_{id}(s) - \hat{i}<em>L)Z</em>{load}}{Z_L + D'Z_{load}}$</td>
</tr>
<tr>
<td>$G_{ig}(s)$</td>
<td>$\frac{Z_L + Z_{load}}{D}$</td>
<td>$\frac{Z_{load}}{Z_L + D'Z_{load}}$</td>
</tr>
<tr>
<td>$G_{vg}(s)$</td>
<td>$\frac{G_{ig}(s)Z_{load}}{D}$</td>
<td>$\frac{G_{ig}(s)D'Z_{load}}{D}$</td>
</tr>
</tbody>
</table>

To derive the closed-loop input impedance of a device-regulating converter, the control loops depicted in Figure 5 are expressed as Equation Set 1

\[
\begin{align*}
\dot{d}G_{rd}(s) + \hat{v}_{bus}G_{rg}(s) &= \hat{v}_{dev} \\
\dot{d}G_{id}(s) + \hat{v}_{bus}G_{rg}(s) &= \hat{i}_L \\
-\hat{v}_{dev}H_v(s)G_{ig}(s) &= \hat{i}_{ref} \\
(\hat{i}_{ref} - \hat{i}_L H_i(s))G_{ci}(s)G_m &= \dot{d}
\end{align*}
\]

(1)

The converter input current $\hat{i}_{bus}$ can be expressed as the linear combination of $\hat{i}_L$ and $\dot{d}$ as below:

\[
\hat{i}_{bus} = M\hat{i}_L + j\dot{d}
\]

(2)
where $M = D, j = I_L$ in the buck mode and $M = 1, j = 0$ in the boost mode. Combining Equations 1 and 2, the closed-loop input impedance of a device-regulating converter is derived as:

$$Z_{in} = \frac{v_{bus}}{i_{bus}} = \frac{1 + G_{vd}H_v G_{co} G_{ci} G_m + G_{id} H_i G_{ci} G_m}{MG_{ig} (1 + G_{vd} H_v G_{co} G_{ci} G_m) - (j + MG_{ig}) G_{vg} H_v G_{co} G_{ci} G_m - jG_{ig} H_i G_{ci} G_m}$$  \hspace{1cm} (3)

Figure 6 shows a comparison between the derived closed-loop input impedance $Z_{in}$ and the incremental resistance $R_{in}$ of a device-regulating converter when it operates at full power (500 W), where subscripts $\text{buck}$ and $\text{boost}$ represent that the converter works in the buck or boost mode. It can be seen that the incremental resistance $R_{in}$ is a good approximation to $Z_{in}$ below the crossover frequency ($f_{co} = 1$ kHz) of the converter’s outer loop. Key parameters of the bidirectional buck-boost converter are shown in Table 3. Other parameters used in this example are $V_{dev, \text{buck}} = 24$ V and $V_{dev, \text{boost}} = 72$ V. The incremental resistance $R_{in}$ is derived based on $R_{in} = -V_{bus}^2 / P_{dev}$, which assumes no losses exist in a device-regulating converter, and it behaves as a constant power load/source. $P_{dev}$ is positive when the power is transferred from the DC bus to the device.

![Figure 6](image-url)

**Figure 6.** Comparison between the closed-loop input impedance $Z_{in}$ and incremental resistance $R_{in}$ of a device-regulating converter when (a) $P_{dev} > 0$ and (b) $P_{dev} < 0$.

**Table 3.** Key parameters of the bidirectional buck-boost converter.

<table>
<thead>
<tr>
<th>$L$</th>
<th>$R_L$</th>
<th>$C$</th>
<th>$R_C$</th>
<th>$f_{sw}$</th>
<th>$G_m$</th>
<th>$H_{fs}(s)$</th>
<th>$H_{fs}(s)$</th>
</tr>
</thead>
<tbody>
<tr>
<td>100 µH</td>
<td>10 mΩ</td>
<td>1 mF</td>
<td>150 mΩ</td>
<td>100 kHz</td>
<td>1</td>
<td>$\frac{1}{1 + \frac{s}{\pi f_{sw}}}$</td>
<td>$\frac{1}{1 + \frac{s}{\pi f_{sw}/5}}$</td>
</tr>
</tbody>
</table>

In a standalone DC microgrid, $n$ device-regulating converters operate on the bus simultaneously. Thus, the total closed-loop input impedance $Z_{in, dev}$ of these converters can be expressed as the parallel combination of their respective input impedance $Z_{in}$

$$\frac{1}{Z_{in, dev}} = \sum_{j=1}^{n} \frac{1}{Z_{in,j}} \approx \sum_{j=1}^{n} \left( -\frac{P_{dev,j}}{V_{bus}^2} \right) = -\frac{P_{dev,net}}{V_{bus}^2}$$  \hspace{1cm} (4)

From Equation 4, it can be concluded that the input impedance $Z_{in, dev}$ is determined by the net power $P_{dev,net}$ of the device-regulating converters. When $P_{dev,net} < 0$, which means the direction of the net power is towards the DC bus, $Z_{in, dev}$ can be approximated as a positive resistance at frequencies below $f_{co}$. On the contrary, typical negative resistance appears when $P_{dev,net} > 0$. 
3.2. Modeling and Control Design of the Bus-Regulating Converters

In a standalone DC microgrid, PV or battery converters work as the bus-regulating converters. Since a relatively low bus voltage of 48 V is chosen in this work, both PV and battery converters can easily be configured working in the buck mode. Figure 7 shows a circuit diagram where \( m \) bus-regulating converters and \( n \) device-regulating converters are interfaced to the DC bus. \( Z_{\text{in},1} - Z_{\text{in},n} \) represent the closed-loop input impedance of device-regulating converters. \( Z_{\text{bus},1} - Z_{\text{bus},m+n} \) represent the line impedance.

![Figure 7. Circuit diagram of the bus-regulating converters.](image)

To develop the dynamic model of a bus-regulating converter, \( Z_{\text{in},1} - Z_{\text{in},n}, Z_{\text{bus},1} - Z_{\text{bus},m+n} \) and \( Z_C \) can be combined into a single impedance \( Z_{\text{in,tot}} \) to represent their overall dynamics. When bus-regulating Converter 1 is analyzed, \( Z_{\text{in,tot}} \) can be expressed as:

\[
Z_{\text{in,tot}} = Z_C \parallel \left( Z_{\text{bus},1} + \sum_{i=2}^{m} \frac{1}{Z_C + Z_{\text{bus},i}} + \sum_{j=1}^{n} \frac{1}{Z_C Z_{\text{in},j} + Z_{\text{bus},m+j}} \right)
\]  

(5)

Actually, a simplified expression of \( Z_{\text{in,tot}} \) can be derived as \( Z_{\text{in,tot}} = Z_{C,tot} \parallel Z_{\text{in,dev}} \) if the bus impedance is neglected, where \( Z_{C,tot} \) is the total impedance of all bus capacitors.

The averaged small-signal circuit of a bus-regulating converter is depicted in Figure 8; \( R_{\text{dev}} \) is the equivalent small-signal resistance of the battery pack (\( R_{\text{bat}} \)) or PV array (\( R_{\text{pv}} \)). Both the CCM and the discontinuous conduction mode (DCM) are taken into account in the small-signal model, since the power processed by the bus-regulating converters varies with the net power \( P_{\text{dev,net}} \) of device-regulating converters.

In this work, the small-signal model of the battery pack is represented as a voltage source \( \hat{v}_{\text{bat}} \) connected in series with its internal resistance \( R_{\text{bat}} \). The small-signal model of the PV array is represented as a current source \( \hat{i}_{\text{pv}} \) paralleled with a resistance \( R_{\text{pv}} \), in which \( R_{\text{pv}} \) is obtained by the linearization of the nonlinear current-voltage curve of the PV array at its steady-state operating point. Values of \( R_{\text{pv}} \) used in this work are shown in Figure 9, which are obtained from a PV array model consisting of two series-connected Conergy P 175M PV modules.
When a bus-regulating converter works in CCM, the transfer functions of control to inductor current $G_{id,CCM}(s)$ and inductor current to bus voltage $G_{vi,CCM}(s)$ are derived as follows:

$$G_{id,CCM}(s) = \frac{\hat{i}_L}{\hat{d}} = \frac{V_{dev} - DI_L Z_g}{D^2 Z_g + Z_L + Z_{in,tot}}$$  \hspace{1cm} (6)$$

$$G_{vi,CCM}(s) = \frac{\hat{v}_{bus}}{i_L} = Z_{in,tot}$$  \hspace{1cm} (7)$$

where $Z_g = R_{dev} \parallel Z_C$. In DCM, the transfer functions of $G_{id,DCM}(s)$ and $G_{vi,DCM}(s)$ are obtained as follows:

$$G_{id,DCM}(s) = \frac{\hat{i}_L}{\hat{d}} = \frac{jZ_{load} - gZ_g Z_{load}}{(1 + gZ_g Z_{load}) (Z_L + Z_{in,tot})}$$  \hspace{1cm} (8)$$

$$G_{vi,DCM}(s) = \frac{\hat{v}_{bus}}{i_L} = Z_L + Z_{in,tot}$$  \hspace{1cm} (9)$$

Figure 8. Averaged small-signal circuit of a bus-regulating converter when it works in (a) continuous conduction mode (CCM) or in (b) discontinuous conduction mode (DCM).

Figure 9. Linearized resistance $R_{pv}$ of a PV array consisting of two series-connected Conergy P 175M PV modules when the solar irradiance is 1000 W/m² and the temperature is 25 °C.
where \( Z_g = R_{\text{dev}} \parallel Z_C \parallel Z_{\text{load}} = r_2 \parallel (Z_L + Z_{\text{in,tot}}) \). The parameters used in DCM are shown in Table 4, where \( R_c = [(2/M - 1)^2 - 1]R/4 \), and \( M \) is the voltage conversion ratio [19].

<table>
<thead>
<tr>
<th>( g_1 )</th>
<th>( f_1 )</th>
<th>( r_1 )</th>
<th>( g_2 )</th>
<th>( f_2 )</th>
<th>( r_2 )</th>
</tr>
</thead>
<tbody>
<tr>
<td>( 1/R_c )</td>
<td>( 2(1-M)V_{\text{dev}}/(MK_c) )</td>
<td>( R_c )</td>
<td>( 2-M/MK_c )</td>
<td>( 2(1-M)V_{\text{dev}}/(DMK_c) )</td>
<td>( M^2/R_c )</td>
</tr>
</tbody>
</table>

The control block diagram of the bus-regulating converters is shown in Figure 10. To provide the required current limitation, average current mode control is also tried in the bus-regulating converters. The droop control method is adopted in the outer control loop for the purpose of current sharing.

![Control block diagram of bus-regulating converters.](image)

The resulting expressions for the inner current-loop gain \( T_i(s) \) and outer voltage-loop gain \( T_V(s) \) are shown below:

\[
T_i(s) = G_{id}(s)H_i(s)G_{ci}(s)G_m
\]

\[
T_V(s) = \frac{T_i(s)/H_i(s)}{1 + T_i(s)} \left( G_{vi}(s)H_v(s) + H_i(s)R_{\text{droop}} \right) G_{co}(s)
\]

where \( G_{ci}(s) \) and \( G_{co}(s) \) are the compensators for the inner current loop and outer voltage loop, respectively. To achieve the desired crossover frequency and phase margin, different inner compensators \( G_{ci,\text{CCM}}(s) \) and \( G_{ci,\text{DCM}}(s) \) are designed according to the conduction mode of the inductor current. Whereas, the outer loop \( T_V(s) \) is compensated using the same \( G_{co}(s) \). The detection of the conduction mode is implemented using the method in [20].

It is a common practice to assume a resistive load in the control design of switching regulators. In this work, control loops \( T_i(s) \) and \( T_V(s) \) are designed based on \( Z_{\text{in,dev}} \) when the net power \( P_{\text{dev,net}} \) of device-regulating converters is negative, since in this case, the total closed-loop input impedance \( Z_{\text{in,dev}} \) of device-regulating converters behaves as a positive resistance at low frequencies. Bode plots of \( T_i(s) \) and \( T_V(s) \) of a bus-regulating converter when it operates at \(-300 \) W (CCM) and \(-20 \) W (DCM) are shown in Figure 11, where \( G_{ci,\text{CCM}}(s) \), \( G_{ci,\text{DCM}}(s) \) and \( G_{co}(s) \) are realized by PI compensators. Key parameters used in this example are \( m = 2, n = 6 \), \( V_{\text{dev}} = 60 \) V, \( R_{\text{dev}} = 20 \) mΩ, \( Z_{\text{bus}} = 10 \) mΩ and \( R_{\text{droop}} = 25 \) mΩ. It can be seen that no right half-plane (RHP) zeroes or poles appear in the loop gains, so the
stability and dynamic behavior of the converter could be analyzed using the Bode plots. As shown in the figure, the inner-loop crossover frequency $f_{ci}$ is 10 kHz, and the outer-loop crossover frequency $f_{co}$ is 1 kHz, which all meet the design requirements, $f_{ci} = f_{sw}/10$ and $f_{co} = f_{ci}/10$. The phase margins of $T_{i,CCM}$ and $T_{i,DCM}$ are 65° and 88°, while the phase margins of $T_{v,CCM}$ and $T_{v,DCM}$ are 70° and 64°, respectively.

![Bode plots](image)

**Figure 11.** Bode plots of (a) $T_i(s)$ and (b) $T_v(s)$ when $P_{dev,net} < 0$.

However, when $P_{dev,net}$ is positive, $Z_{in,dev}$ behaves as a negative resistance at low frequencies, which results in one RHP zero in $T_i(s)$ and one RHP pole in $T_v(s)$. The RHP zero and pole could be calculated numerically, and the effects of the RHP zeroes (circles) and poles (stars) can be observed in the Bode plots shown in Figure 12. In this figure, $T_i(s)$ and $T_v(s)$ are calculated when the bus-regulating converter operates at 300 W (CCM) and 20 W (DCM), and the PI compensators designed above are still employed in the control loops.

![Bode plots](image)

**Figure 12.** Bode plots of (a) $T_i(s)$ and (b) $T_v(s)$ when $P_{dev,net} > 0$.

So far, it has been demonstrated that loop gains $T_i(s)$ and $T_v(s)$ of a bus-regulating converter when $P_{dev,net} > 0$ differ substantially from those when $P_{dev,net} < 0$. When $P_{dev,net} > 0$, Bode plots are no longer applicable to the stability analysis, since the RHP zero or pole appears. In order to analyze the stability of the bus-regulating converter, the Nyquist criterion has to be adopted. Actually, it is not difficult to find that the inner current loop $T_i(s)$ is no longer stable when $P_{dev,net} > 0$ by using the Nyquist criterion. However, the stability of a multi-loop controlled converter is not determined by each loop alone, but by both loops working together. For the stability analysis of a bus-regulating
converter, two loop gains \( T_1(s) \) and \( T_2(s) \) are measured, as shown in Figure 13. Loop gain \( T_1(s) = \hat{\epsilon}_{y1}/\hat{\epsilon}_{x1} \) is measured at Point “1”, while loop gain \( T_2(s) = \hat{\epsilon}_{y2}/\hat{\epsilon}_{x2} \) is measured at Point “2”, where \( \hat{\epsilon}_{x1} \) and \( \hat{\epsilon}_{x2} \) are the small-signal perturbations injected for the measurement of the loop gain and \( \hat{\epsilon}_{y1} \) and \( \hat{\epsilon}_{y2} \) are their corresponding responses, respectively. These two loop gains have been verified regarding their importance in the stability analysis of a multi-loop controlled converter in [21].

![Figure 13. Measurement of the loop gains \( T_1(s) \) and \( T_2(s) \).](image)

Loop gains \( T_1(s) \) and \( T_2(s) \) are expressed as follows:

\[
T_1(s) = T_1(i) + G_m G_{id}(s)(G_{el}(s)H_v(s) + H_i(s)R_{droop})G_{cl}(s)G_{el}(s)
\]

\[
T_2(s) = \frac{T_1(i)H_v(s)}{1 + T_1(i)}(G_{vi}(s)H_v(s) + H_i(s)R_{droop})G_{cl}(s)
\]

It is easy to find that actually \( T_2(s) \) equals \( T_v(s) \); thus, one RHP pole exists in \( T_2(s) \). As for \( T_1(s) \), second-order poles appear at the original one due to the cascading of PI compensators. The statement of the Nyquist stability criterion for a continuous system is \( Z = P - N \), where \( Z \) is the number of unstable open-loop poles, \( P \) is the number of unstable closed-loop poles, and \( N \) is the number of counter-clockwise encirclements that the Nyquist plot of the loop gain makes around the \((-1, j0)\) point. Nyquist plots of \( T_1(s) \) and \( T_2(s) \) are shown in Figure 14. Both \( T_1(s) \) and \( T_2(s) \) encircle the \((-1, j0)\) point counter-clockwise exactly once \((N = 1)\). As one unstable pole exists in both \( T_1(s) \) and \( T_2(s) \) \((P = 1)\), the closed-loop system is proven to be stable \((Z = 0)\) when \( P_{dev,net} \) is positive.

![Figure 14. Nyquist plots of (a) \( T_1(s) \) and (b) \( T_2(s) \) when \( P_{dev,net} > 0 \).](image)
While the bus-regulating converter is proven to be stable when \( P_{\text{dev,net}} > 0 \), knowledge of the system relative stability is still necessary for us. As a result, gain and phase margins of \( T_1(s) \) and \( T_2(s) \) that are defined by the above Nyquist plots are translated into the Bode plots in Figure 15. It can be seen that the control bandwidth of the inner loop is around 10 kHz, while that of the outer loop is 1 kHz, as desired. Fortunately, good system performance can be ensured by the gain and phase margins.

![Bode plots](image)

Figure 15. Bode plots of (a) \( T_1(s) \) and (b) \( T_2(s) \) with gain and phase margins when \( P_{\text{dev,net}} > 0 \).

Furthermore, to regulate the DC bus voltage, battery and PV converters have to work over a wide range of operating conditions. To guarantee the performance of the bus-regulating converters, loop gains \( T_1(s) \) and \( T_2(s) \) are evaluated under several representative operating conditions. Three power levels (100 W, 200 W and 350 W) are picked out for the PV converters when the solar irradiance is 1000 W/m\(^2\) and the temperature is 25 °C. The PV output voltages \( V_{\text{pv}} \) and the small-signal linearized resistances \( R_{\text{pv}} \) corresponding to the three power levels are marked in squares (100 W), triangles (200 W) and stars (350 W) in Figure 9. Three power levels (100 W, 300 W and 500 W) are also picked out for the battery converters. The battery voltage \( V_{\text{bat}} \) and its internal series resistance \( R_{\text{bat}} \) are assumed to be constant (\( V_{\text{bat}} = 60 \) V, \( R_{\text{bat}} = 20 \) m\( \Omega \)) when different power is processed, since their variations are much less compared to the PV array.

Bode plots of \( T_1(s) \) and \( T_2(s) \) corresponding to the representative operating conditions are shown in Figure 16. It should be appreciated that neither the gain nor the phase changes significantly over the power levels, device voltages or small-signal device resistances, especially at the crossover frequency. Similar results could also be obtained under other operating conditions, which allows one to conclude that the simple PI compensators designed for the bus-regulating control loops can be implemented under different operating conditions within a reasonable range.

### 3.3. Stability Analysis of the DC Microgrid

Based on the control loops designed in the above subsection (Figure 13), the closed-loop output impedance \( Z_{\text{out}} \) of a bus-regulating converter can be derived as follows:

\[
\begin{align*}
\begin{cases}
-\left( \hat{i}_L H_1(s) R_{\text{droop}} + \hat{v}_{\text{bus}} H_0(s) \right) G_{\text{co}}(s) = \hat{i}_{\text{ref}} \\
\left( \hat{i}_{\text{ref}} - \hat{i}_L H_1(s) \right) G_{\text{ci}}(s) G_{\text{m}} = \hat{d} \\
d G_{\text{id}}(s) G_{\text{vi}}(s) = \hat{d}_{\text{bus}}
\end{cases}
\end{align*}
\]

\[ Z_{\text{out}} = -\frac{\hat{v}_{\text{bus}}}{\hat{i}_L} = \frac{H_1 (R_{\text{droop}} G_{\text{co}} + 1) G_{\text{ci}} G_{\text{m}} G_{\text{id}} G_{\text{vi}}}{1 + H_2 G_{\text{co}} G_{\text{ci}} G_{\text{m}} G_{\text{id}} G_{\text{vi}}}
\] (15)
Actually, the magnitude of $Z_{\text{out}}$ is verified to be quite close to $R_{\text{droop}}$ due to the adoption of the droop control method and average current mode control.

![Bode plots](image)

**Figure 16.** Bode plots of (a) $T_1(s)$ and (b) $T_2(s)$ when the bus-regulating converter works at different steady-state operating points.

A small-signal equivalent circuit of the standalone DC microgrid can then be obtained in Figure 17, where $m$ converters work in the bus-regulating mode and $n$ converters work in the device-regulating mode. Small-signal Thevenin sources ($\theta_{\text{bus},i}$, $Z_{\text{out},i}$) are used to model the closed-loop dynamics of the bus-regulating converters.

![Small-signal equivalent circuit](image)

**Figure 17.** Small-signal equivalent circuit of the standalone DC microgrid.

However, when the closed-loop input impedance $Z_{\text{in},1} - Z_{\text{in},n}$ is derived in Subsection 3.1, it is assumed that the output impedance $Z_{\text{out},1} - Z_{\text{out},m}$ of bus-regulating converters is zero. Therefore, it needs to be determined that whether the transfer functions ($G_id(s)$, $G_\text{vd}(s)$) that were used to derive $Z_{\text{in},1} - Z_{\text{in},n}$ in Subsection 3.1 are modified by the non-zero output impedance $Z_{\text{out},1} - Z_{\text{out},m}$. Middlebrook’s extra element theorem (EET) [5,19] is employed here to determine how the addition of $Z_{\text{out},1} - Z_{\text{out},m}$ alters these transfer functions. Take $G_\text{vd}(s)$ as an example. The modified transfer function can be expressed as follows:

$$
G_\text{vd}(s) = \left( G_\text{vd}(s) \right)_{Z_{\text{out},\text{tot}} = 0} \left( 1 + \frac{Z_{\text{out},\text{tot}}}{Z_D} \right) \left( 1 + \frac{Z_{\text{out},\text{tot}}}{Z_N} \right) \left( \frac{1}{1 + \frac{Z_{\text{out},\text{tot}}}{Z_D}} \right)
$$

(16)
where $G_{vd}(s)|_{Z_{out, tot}=0}$ is the transfer function $G_{vd}(s)$ derived in Section 3.1 and $Z_{out, tot}$ is the combination of $Z_{out,1} - Z_{out,m}$, $Z_{bus,1} - Z_{bus,m+n}$ and $Z_C$. When device-regulating Converter 1 is analyzed, $Z_{out, tot}$ can be expressed as below:

$$Z_{out, tot} = Z_C \parallel \left( Z_{bus,m+n+1} + \frac{1}{m} \sum_{i=1}^{m} \frac{1}{Z_{C,Z_{out,i}} + Z_{bus,i}} + \frac{1}{n} \sum_{j=2}^{n} \frac{1}{Z_C + Z_{bus,m+j}} \right)$$  \hspace{1cm} (17)

Additionally, a simplified expression of $Z_{out, tot}$ is derived as below if the bus impedance is neglected:

$$\frac{1}{Z_{out, tot}} = \frac{1}{m} \sum_{i=1}^{m} \frac{1}{Z_{out,i}} + \frac{1}{Z_C}$$  \hspace{1cm} (18)

The definition and derivation of the impedance $Z_N$ and $Z_D$ for a device-regulating converter are described in Table 5.

<table>
<thead>
<tr>
<th>$Z_N$</th>
<th>$Z_D$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\frac{\hat{v}<em>{bus}}{i</em>{bus}}</td>
<td><em>{v</em>{dev} \to 0}$</td>
</tr>
<tr>
<td>Buck mode</td>
<td>$-\frac{V_{bus}}{D_I} + \frac{1}{Z_L + \frac{Z_{dev}Z_C}{Z_{dev} + Z_C}}$</td>
</tr>
<tr>
<td>Boost mode</td>
<td>$Z_L - \frac{V_{dev,D'}}{I_L} + Z_{L} + D^2 \frac{Z_{C,Z_{dev}}}{Z_C + Z_{dev}}$</td>
</tr>
</tbody>
</table>

From Equation 16, it can be easily obtained that when the inequalities of $\|Z_{out, tot}\| \ll \|Z_N\|$ and $\|Z_{out, tot}\| \ll \|Z_D\|$ are satisfied, $G_{vd}(s) \approx G_{vd}(s)|_{Z_{out, tot}=0}$, which means the control loops of the device-regulating converter are not interfered with obviously. Therefore, the comparison between $\|Z_{out, tot}\|$ and $\|Z_N\|$, $\|Z_D\|$ needs to be implemented. A standalone DC microgrid, which consists of eight distributed power modules, is taken as an example, where two battery converters work in the bus-regulating mode; three PV converters and three load converters work in the device-regulating mode. The power processed by each converter is listed as follows: $P_{bat} = 300$ W, $P_{pv} = 300$ W and $P_{load} = 500$ W. The comparison result is shown in Figure 18, where both the load converter (buck mode) and the PV converter (boost mode) are analyzed. It can be concluded that the control loops of the device-regulating converter are not affected significantly by the non-zero output impedance of the bus-regulating converters, since a wide separation can be observed between $\|Z_{out, tot}\|$ and $\|Z_N\|$, $\|Z_D\|$. Therefore, the closed-loop input impedance $Z_{in,1} - Z_{in,n}$ derived in Subsection 3.1 is proven to be a good approximation to the value when $\|Z_{out, tot}\|$ is taken into account.
Since it has already been verified in Section 3.2 that the stability and performance of the designed bus-regulating control loops are not affected considerably by the input impedance of device-regulating converters, a low degree of interaction among the distributed converters can be predicted in the designed standalone DC microgrid, and the system is stable.

4. Simulation Results

In order to verify the control design of distributed power converters in a standalone DC microgrid integrated with distributed PV arrays and battery packs, system simulations have been carried out using SimPowerSystems/Simulink. A schematic diagram of the simulated standalone DC microgrid is shown in Figure 19. The simulated system consists of three distributed PV arrays, two battery packs and three resistive loads. All of these distributed devices are connected to a 48-V DC bus via identical 500-W bidirectional buck-boost converters.

The configuration of the simulated standalone DC microgrid is shown in Table 6. For the consideration of a stable operation of the system, the maximum discharging power of the battery packs, as well as the maximum output power of the PV arrays, is greater than the total power demand of the loads. In this simulation, a PV array model is chosen from the library of SimPowerSystems, which is composed of two Conergy P 175M modules connected in series. To emulate the fully-charged status of the battery in a short time, a simple model of the battery pack is adopted, which consists of an ideal voltage source in series with a constant internal resistance.
Table 6. Configuration of the standalone DC microgrid in simulation.

<table>
<thead>
<tr>
<th>Type</th>
<th>Conergy P 175M</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>PV array</strong></td>
<td></td>
</tr>
<tr>
<td>Configuration</td>
<td>( N_p = 1, N_s = 2 )</td>
</tr>
<tr>
<td>Open-circuit voltage ( V_{oc} )</td>
<td>89.6 V</td>
</tr>
<tr>
<td>Short-circuit current ( I_{sc} )</td>
<td>5.17 A</td>
</tr>
<tr>
<td>MPP voltage ( V_{mpp} )</td>
<td>72 V</td>
</tr>
<tr>
<td>MPP current ( I_{mpp} )</td>
<td>4.86 A</td>
</tr>
<tr>
<td>Maximum power ( P_{mpp} )</td>
<td>350 W</td>
</tr>
<tr>
<td><strong>Battery Pack</strong></td>
<td></td>
</tr>
<tr>
<td>Nominal voltage</td>
<td>60 V</td>
</tr>
<tr>
<td>Fully charged voltage ( V_{bat,ref} )</td>
<td>65 V</td>
</tr>
<tr>
<td>Internal Resistance ( R_{bat} )</td>
<td>100 mΩ</td>
</tr>
<tr>
<td><strong>Load</strong></td>
<td></td>
</tr>
<tr>
<td>Rating of Load 1</td>
<td>12 V, 200 W</td>
</tr>
<tr>
<td>Rating of Load 2</td>
<td>72 V, 300 W</td>
</tr>
<tr>
<td>Rating of Load 3</td>
<td>24 V, 400 W</td>
</tr>
</tbody>
</table>

In the simulation, operation events of the distributed devices over a time span of 1 s are scheduled in Table 7. During this time, a sequence of events takes place, emulating different operating modes (Mode I to III) of the standalone DC microgrid, as mentioned in Table 1, and possible transitions between these modes. Since this work is focused on the dynamic modeling and control, to facilitate the observation of the dynamic responses of the system, all of the operation events are scheduled in a short time span of 1 s, which is made possible since the control bandwidth of every distributed converter is designed to be 1 kHz.

Table 7. Operation events scheduled in the simulation.

<table>
<thead>
<tr>
<th>Time (s)</th>
<th>Solar Irradiance</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 to 0.3</td>
<td>gradually increases from 100 W/m² to 900 W/m²</td>
</tr>
<tr>
<td>0.3</td>
<td>keeps constant at 1000 W/m²</td>
</tr>
<tr>
<td>0.5 to 0.7</td>
<td>gradually decreases from 1000 W/m² to 0</td>
</tr>
<tr>
<td>0.7 to 1</td>
<td>keeps constant at 0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Time (s)</th>
<th>Battery Open-circuit Voltage</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 to 0.2</td>
<td>keeps constant at 60 V</td>
</tr>
<tr>
<td>0.2 to 0.4</td>
<td>gradually increases from 60 V to 64.8 V</td>
</tr>
<tr>
<td>0.4 to 1</td>
<td>keeps constant at 64.8 V</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Time (s)</th>
<th>Loads</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Loads 1, 2 and 3 are all on</td>
</tr>
<tr>
<td>0.1</td>
<td>Load 2 is switched off</td>
</tr>
<tr>
<td>0.5</td>
<td>Load 3 is switched off</td>
</tr>
<tr>
<td>0.8</td>
<td>Loads 2 and 3 are switched on</td>
</tr>
</tbody>
</table>

Simulation results are shown in Figure 20, where several variables of interest are sampled at the frequency of 100 kHz.

1. From \( t = 0 \) to \( t = 0.395 \) s: DC bus voltage \( V_{bus} \) is regulated by the battery converters, while PV converters work in the MPPT mode. During this time, solar irradiance increases from 100 W/m² to 1000 W/m². Correspondingly, the simulated DC microgrid works in Mode I from 0 to 0.178 s, but switch to Mode II at 0.178 s. A smooth transition can be observed in Figure 20c thanks to the separate control designs for the CCM and DCM. Besides, smooth responses can be seen in Figure 20b and Figure 20c when step disturbances of the load off and solar irradiance variation occur at the time instants of 0.1 s and 0.3 s, respectively.
2. From $t = 0.395$ s to $t = 0.408$ s: To observe the transition from Mode II to Mode III, the battery open-circuit voltage is increased gradually from 60 V to 64.8 V during 0.2 s to 0.4 s. At $t = 0.395$ s, battery converters detect that $V_{bat}$ reaches the fully-charged voltage $V_{bat,ref}$ and, thus, switch to the device-regulating mode to protect the batteries from overcharging. During this interval, PV converters still work in the MPPT mode. As a consequence, $V_{bus}$ increases steadily.

3. From $t = 0.408$ s to $t = 0.659$ s: PV converters switch to the bus-regulating mode when $V_{bus}$ reaches $1.1V_{bus,ref}$ at $t = 0.408$ s. Smooth responses can be seen in Figure 20c and Figure 20f when the step disturbance of the load off occurs at 0.5 s. Solar irradiance starts to decrease from $t = 0.5$ s. From $t = 0.653$ s, the total maximum power generated by the PV arrays starts to be less than the power demand of the device-regulating converters. Consequently, $V_{bus}$ starts to drop. At $t = 0.657$ s, $V_{bus}$ drops down to $1.05V_{bus,ref}$; PV converter switch back to the MPPT mode accordingly. At $t = 0.659$ s, $V_{bus}$ drops down to $V_{bus,ref}$; the regulation of $V_{bus}$ is taken over by the battery converters again.

4. From $t = 0.659$ s to $t = 1$ s: Loads 2 and 3 are switched on simultaneously at 0.8 s. Smooth step responses can be observed in Figure 20b and Figure 20c.

![Figure 20. Simulation results. (a) Solar irradiance variation. (b) DC bus voltage $V_{bus}$. (c) Total charging/discharging power $P_{bat}$ of the two battery packs. (d) Battery voltage $V_{bat}$. (e) Total power generation $P_{pv}$ of the three PV arrays. (f) PV array voltage $V_{pv}$. (g) Total load power $P_{load}$. (h) Voltages $V_{load,1,2,3}$ at three load points.](image)
5. Conclusions

To mitigate the interaction among distributed power modules in a standalone DC microgrid, a modeling and control design procedure for the distributed converters was proposed in this work. First, the system configuration and steady-state analysis of the standalone DC microgrid under study were discussed. Next, the dynamic model of the distributed converters was developed from two aspects, which correspond to their two operating modes, device-regulating mode and bus-regulating mode. Average current mode control and linear compensators were then designed for each corresponding operating mode. The stability of the designed system was analyzed at last. The operation and control design of the system were demonstrated by simulation results using SimPowerSystems/Simulink.

Author Contributions: Xiaodong Lu carried out the main research work and wrote the full manuscript. Jiangwen Wan provided constructive comments in the analysis and modeling. All authors have read and approved this manuscript.

Conflicts of Interest: The authors declare no conflict of interest.

References


© 2016 by the authors; licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons by Attribution (CC-BY) license (http://creativecommons.org/licenses/by/4.0/).