

Article

Active Power Filtering Using the ZDPC Method under Unbalanced and Distorted Grid Voltage Conditions

Kamel Djazia ^{1,2}, Fateh Krim ^{1,3,*}, Abdelmadjid Chaoui ^{1,4} and Mustapha Sarra ^{1,5}

¹ Power Electronics and Industrial Control Laboratory, University of Sétif1, Sétif 19000, Algeria

² Department of Electronics, University of Msila, Msila 28000, Algeria;

E-Mail: djazkam@yahoo.fr

³ Department of Electronics, University of Sétif1, Sétif 19000, Algeria

⁴ Department of Electrotechnics, University of Sétif1, Sétif 19000, Algeria;

E-Mail: madjid_chaoui@yahoo.fr

⁵ Department of Electronics, University of BBA, 34000, Algeria; E-Mail: sarramust1@yahoo.fr

* Author to whom correspondence should be addressed; E-Mail: krim_f@ieee.org;

Tel.: +213-771-436-159.

Academic Editor: Neville R. Watson

Received: 16 October 2014 / Accepted: 10 February 2015 / Published: 27 February 2015

Abstract: In this paper, we propose a new Zero Direct Power Control (ZDPC) technique for active compensation of harmonics and reactive power, using shunt active power filter (SAPF), based on cancellation of instantaneous active and reactive power disturbances by comparison with their zero references. To separate harmonic and fundamental components of the line voltage and current a highly selective filter (HSF) has been used. Depending on the power errors and line voltage vector position, a switching table produces the appropriate control vectors leading to the active and reactive power variation required to reach the zero power references, even under grid voltage unbalanced and distorted conditions. The experimental validation of the proposed ZDPC has been performed. The results are compared to other recent techniques to demonstrate the superiority and feasibility of the proposed strategy.

Keywords: Shunt Active Power Filter (SAPF); Direct Power Control (DPC); Zero Direct Power Control (ZDPC); harmonic; instantaneous active power

1. Introduction

The harmonic pollution affects all domestic and industrial grids. No modern environment such as computers, servers, air conditioners, speed controllers *etc.* can escape this equipment pollution. All these so called “non-linear” loads seriously affect the quality of the grid current and voltage [1,2].

The different current disturbance identification methods can be classified into two families. The first one, in the frequency domain, is based on the use of a Fast Fourier Transform (FFT) to extract the current harmonics. This method is well suited for loads where the harmonic content varies slowly. It also offers the advantage of selecting individual harmonics and compensating the most dominant harmonic. It should be pointed out that this method is too time consuming because of all the required real-time transformations for the extraction of harmonics.

The second family, in the time domain, is based on the computation of instantaneous power. The method of instantaneous active and reactive power was developed in many applications [1–4]. But the disadvantage is that it gives correct results only for a healthy grid, *i.e.*, balanced and undistorted voltage [5,6].

The principle of DPC for Pulse Width Modulation (PWM) converters was proposed for the first time in 1986 [7] and developed later for other many applications. The DPC purpose essentially was to remove both the PWM modulator and the internal regulation loops by replacing them by a predetermined switching table. The first DPC control type configuration has been proposed in [8], for the direct control of instantaneous active and reactive power of three-phase PWM rectifiers without grid voltage sensors. Based on this approach, many studies have been developed for different power topologies. The common objective of these studies was to ensure sinusoidal currents and a unity power factor with a decoupled control of active and reactive power [9].

The standard DPC requires zero reactive power reference, while the active power reference is calculated from the Direct Current (DC) bus controller output [10]. This paper proposes a DPC technique, which in contrast to standard implementation, requires zero active and reactive power disturbance references for rejecting any disturbance due to harmonics [11,12]. That is why it is called Zero DPC or ZDPC. This paper presents the proposed ZDPC method.

It is organized as follows; Section 2 presents the principle of the standard DPC. Section 3 deals with the detailed operation principle of the proposed ZDPC method. In Section 4, simulation results under different conditions (balanced, unbalanced, distorted grid voltage) are presented and compared to standard DPC [10]. Finally, in Section 5, we present the experimental validation of the proposed method. Then we conclude the paper.

2. Principle of Standard DPC

The block scheme in Figure 1 shows the standard DPC configuration where the zero reactive power q_{ref} and active power p_{ref} reference (delivered from the DC bus voltage controller) are compared with the calculated p_s and q_s values given respectively by Equations (1) and (2), by means of two level hysteresis controllers [9,13–15]:

$$p_s(t) = v_{sa} \cdot i_{sa} + v_{sb} \cdot i_{sb} + v_{sc} \cdot i_{sc} \quad (1)$$

$$q_s(t) = \frac{1}{\sqrt{3}} [(v_{sb} - v_{sc})i_{sa} + (v_{sc} - v_{sa})i_{sb} + (v_{sa} - v_{sb})i_{sc}] \tag{2}$$

where $p_s(t)$ and $q_s(t)$ are the instantaneous real and imaginary source power.




Figure 1. Standard DPC control block diagram.

2.1. The Sector Choice

The digitized variables dp_s , dq_s and grid voltage vector position θ (Equation (3)), form a digital word, for access to the address of switching table to select the appropriate control voltage vector:

$$\theta = \arctan\left(\frac{v_\beta}{v_\alpha}\right) \tag{3}$$

For this purpose, the stationary coordinates are divided into 12 sectors, as shown in Figure 2, and the sectors can be numerically expressed as [9,13,14,16]. The digitized signal errors dp_s , dq_s and voltage phase θ_n are the inputs of switching table shown in Table 1 whose output is the switching state (S_a, S_b, S_c) of the converter. By using this switching table, the optimal state of the converter can be selected uniquely during each time interval according to combination of the table inputs. The selection of the optimal switching state is performed so that the power errors can be restricted within the hysteresis bands.




Figure 2. (α, β) sectors representation.

$$(n - 2) \cdot \frac{\pi}{6} \leq \theta_n \leq (n - 1) \cdot \frac{\pi}{6} \quad n = 1, 2, \dots, 12 \tag{4}$$

Table 1. ZDPC switching table.

d_p	d_q	θ_1	θ_2	θ_3	θ_4	θ_5	θ_6	θ_7	θ_8	θ_9	θ_{10}	θ_{11}	θ_{12}
1	0	v_6	v_7	v_1	v_0	v_2	v_7	v_3	v_0	v_4	v_7	v_5	v_0
	1	v_7	v_7	v_0	v_0	v_7	v_7	v_0	v_0	v_7	v_7	v_0	v_0
0	0	v_6	v_1	v_1	v_2	v_2	v_3	v_3	v_4	v_4	v_5	v_5	v_6
	1	v_1	v_2	v_2	v_3	v_3	v_4	v_4	v_5	v_5	v_6	v_6	v_1

$v_1(100), v_2(110), v_3(010), v_4(011), v_5(001), v_6(101), v_0(000), v_7(111).$

2.2. Hysteresis Controller

The main idea of the DPC method is to maintain the instantaneous active and reactive power within a desired band. This control is based on two hysteresis comparators whose input is the error between the reference and estimated values of the active and reactive power [9,13], given by Equations (5) and (6), respectively:

$$\Delta p_s = p_{ref} - p_s \tag{5}$$

$$\Delta q_s = q_{ref} - q_s \tag{6}$$

The hysteresis comparators are used to provide two logic outputs dp_s and dq_s . The state “1” corresponds to an increase of the controlled variable (p_s and q_s) while “0” corresponds to a decrease, following Equations (7) and (8):

$$if \Delta p_s \geq h_p d_{p_s} = 1; if \Delta p_s \leq -h_p d_{p_s} = 0 \tag{7}$$

$$if \Delta q_s \geq h_q d_{q_s} = 1; if \Delta q_s \leq -h_q d_{q_s} = 0 \tag{8}$$

where h_p and h_q are the hysteresis bands.

2.3. PI Controller

The DPC method must provide regulation of the DC bus to maintain the capacitor voltage around the voltage reference (V_{dcref}). For this purpose a PI controller is generally used [13]. Figure 3 shows the simulation model of the controller.




Figure 3. Simulation model of IP controller.

The values of proportional and integral gains, K_p and K_i , are given respectively by the Equations (9) and (10):

$$K_i = \frac{\omega_n}{2\xi} \tag{9}$$

$$K_p = 2C\xi\omega_n \tag{10}$$

where ξ : damping coefficient ($\xi = 0.707$), ω_n : natural pulsation and K : anti-windup gain.

3. Principle of the Proposed ZDPC

Figure 4 shows the structure of the proposed ZDPC. In this control strategy, the active and reactive power disturbance references are set to zero [11,12]. We note that in this structure the phase locked loop (PLL) is no longer needed. The HSF filter is used to separate the fundamental and harmonic components of the line currents and voltages to perform the power compensation (Figure 5).




Figure 4. ZDPC Shunt Active Power Filter Synoptic.




Figure 5. Computation of v_α , v_β , \tilde{p} & q_s with HSF.

3.1. The HSF Filter

To improve the performance of the conventional instantaneous power method, the HSF has been implemented, for extracting the fundamental component of the current and voltage in the synchronous frame without phase shifting or amplitude errors [17]. The block diagram of HSF is shown in Figure 6.




Figure 6. Block diagram of HSF filter.

The transfer function of the filter can be expressed as follows [13]:

$$H(s) = \frac{\hat{x}_{\alpha\beta}(s)}{x_{\alpha\beta}} = k \frac{(s + k) + j\omega_c}{(s + k)^2 + \omega_c^2} \tag{11}$$

From the transfer Equation (11), we get:

$$\hat{x}_\alpha(s) = \frac{K}{s} [x_\alpha(s) - \hat{x}_\alpha(s)] - \frac{\omega_c}{s} \hat{x}_\beta(s) \tag{12}$$

$$\hat{x}_\beta(s) = \frac{K}{s} [x_\beta(s) - \hat{x}_\beta(s)] + \frac{\omega_c}{s} \hat{x}_\alpha(s) \tag{13}$$

where the quantities $\hat{x}_{\alpha\beta}$ and $x_{\alpha\beta}$ represent the output and input of the filter, respectively. They may be either $v_{\alpha\beta}$ or $i_{\alpha\beta}$. We note that for pulsation $\omega = \omega_c$, the phase shift introduced by the filter is zero and the gain is unity. We also observe that K value decrease improves the selectivity of HSF (Figure 7), we chose $K = 20$.




Figure 7. Bode plot of HSF filter.

From the HSF output, the ac component of active instantaneous power can be obtained by Equation (14) [18]:

$$\tilde{p} = \hat{v}_\alpha i_{h\alpha} + \hat{v}_\beta i_{h\beta} \tag{14}$$

with $i_{h\alpha}$ and $i_{h\beta}$ given respectively by Equations (15) and (16):

$$i_{h\alpha} = (i_{\alpha d} - \hat{i}_{\alpha d}) + (i_{\alpha inv} - \hat{i}_{\alpha inv}) \tag{15}$$

$$i_{h\beta} = (i_{\beta d} - \hat{i}_{\beta d}) + (i_{\beta inv} - \hat{i}_{\beta inv}) \tag{16}$$

where the terms $i_{h\alpha}$ and $i_{h\beta}$ are the harmonic components in $\alpha\beta$ axis. Meanwhile, the instantaneous reactive power is defined by:

$$q_s = \hat{v}_\beta \hat{i}_\alpha - \hat{v}_\alpha \hat{i}_\beta \tag{17}$$

3.2. Generation of Control Vector

Adding the AC component \tilde{p} of the instantaneous active power, related to both current and voltage disturbances, to the active power p_c , necessary for the dc bus regulation, we obtain the active power disturbance p_p which can be expressed as:

$$p_p = \tilde{p} - p_c \tag{18}$$

To compensate the active and reactive power (p_p and q_s) disturbances, a comparison with their zero reference is done. The comparison results go through a hysteresis block that generates dp_s and dq_s . Depending on the selected sector (θ_n) and (dp_s, dq_s), the appropriate control vector (S_a, S_b, S_c) is produced by using the switching table (Table 1).

4. Simulation Results

To achieve the simulation of ZDPC technique, a model in Matlab/SIMULINK frame and SimPower-Systems Block set, R2008b, Mathworks, USA, 2008, is developed. To compare the results

obtained to those given by [10], the same system parameters specified in [10] and in the Appendix have been used. The simulation is conducted for different grid voltage source conditions:

- Case A: balanced sinusoidal grid voltage.
- Case B: unbalanced sinusoidal grid voltage.
- Case C: balanced distorted grid voltage.
- Case D: unbalanced and distorted grid voltage.

4.1. Standard DPC Simulation

Figures 8–11 show the DPC simulation results under the different conditions; the corresponding THD (Total Harmonic Distortion) values are given in Table 2.

Table 2. Grid voltage, load current and THDs under different grid voltage conditions.

Case	Source voltage						Load current					
	v_{sa}		v_{sb}		v_{sc}		i_{La}		i_{Lb}		i_{Lc}	
	rms (v)	THD (%)	rms (v)	THD (%)	rms (v)	THD (%)	rms (A)	THD (%)	rms (A)	THD (%)	rms (A)	THD (%)
A	220	0.61	220	0.61	220	0.61	15.33	28.58	15.33	28.58	15.33	28.58
B	220	0.61	180	0.80	138	1.18	13.85	22.98	12.73	28.57	11.00	35.74
C	220	12.83	220	12.83	220	12.83	14.98	29.69	15.32	29.03	15.71	28.65
D	220	12.82	180	15.72	140	20.52	13.64	23.41	12.22	31.98	11.65	33.70

4.1.1. Case A: Balanced Sinusoidal Grid Voltage

The results are shown in Figure 8, and summarized in Table 3. We observe a good compensation for the line current, with a THD is = 0.86% reduced below the standard IEEE-519.

Table 3. Simulation results for DPC and ZDPC strategies under different grid conditions (A, B, C, D).

Case	Control strategies	Source currents						Filter currents		
		i_{sa}		i_{sb}		i_{sc}		i_{fa}	i_{fc}	i_{fb}
		rms (A)	THD (%)	rms (A)	THD (%)	rms (A)	THD (%)	rms (A)	rms (A)	rms (A)
A	DPC	16.13	0.86	16.14	0.87	16.14	0.87	4.66	4.66	4.66
	ZDPC	16.22	0.65	16.22	0.69	16.22	0.66	4.65	4.65	4.65
B	DPC	14.22	12.48	13.57	15.80	13.15	11.35	2.73	4.55	4.38
	ZDPC	13.75	1.24	13.49	1.22	13.75	0.98	3.27	4.57	4.84
C	DPC	16.23	6.09	16.07	6.58	16.21	6.47	4.99	4.55	4.56
	ZDPC	16.26	0.72	16.16	0.72	16.22	0.76	4.82	4.60	4.74
D	DPC	14.30	6.25	13.04	11.59	13.40	10.24	3.42	4.4	4.52
	ZDPC	13.81	1.48	13.52	1.53	13.81	1.22	3.32	4.75	4.53




Figure 8. Simulation results for balanced sinusoidal grid voltage: (a) three-phase line voltages; (b) three-phase load currents; (c) three-phase filter currents; (d) three-phase line currents; (e) line voltage and current, phase-a; (f) frequency spectrum of line current, phase-a.

4.1.2. Case B: Unbalanced Sinusoidal Grid Voltage

For this case, the phase-b is unbalanced ($v_a = 220$ V, $v_b = 180$ V, $v_c = 140$ V), which gives a Total Unbalance ($TU_v = 22.2\%$). Figure 9 and Table 3 show the results; compensation of line currents is low ($THD_{is} = 12.48\%$, $TU_{is} = 4.20\%$ and $TU_{il} = 10.37\%$).




Figure 9. Simulation results for unbalanced sinusoidal grid voltage: (a) three-phase line voltages; (b) three-phase load currents; (c) three-phase filter currents; (d) three-phase line currents; (e) line voltage and current, phase-a; (f) frequency spectrum of line current, phase-a.

4.1.3. Case C: Balanced Distorted Grid Voltage

In this case the grid voltage is balanced but is distorted with a $THD_v = 12.83\%$ as shown in Table 2. The simulation results are shown in Figure 10, where we observe a low compensation line current ($THD_{is} = 6.09\%$) for the three phases. Summary of the results is given in Table 3.




Figure 10. Simulation results of balanced distorted grid voltage: (a) three-phase line voltages; (b) three-phase load currents; (c) three-phase filter currents; (d) three-phase line currents; (e) line voltage and current, phase-a; (f) frequency spectrum of line current, phase-a.

4.1.4. Case D: Unbalanced and Distorted Grid Voltage

This is the worst case, as it is shown in Figure 11 and Table 2. The simulation results are shown in Figure 11 and Table 3. Compensation of line current is low (THDis = 6.25%, TUis = 5.07% and TUil = 8.43%).




Figure 11. Simulation results for unbalanced distorted grid voltage: (a) three-phase line voltages; (b) three-phase load currents; (c) three-phase filter currents; (d) three-phase line currents; (e) line voltage and current, phase-a; (f) frequency spectrum of line current, phase-a.

4.2. ZDPC Simulation

Figures 12–15 show the simulation results of the proposed ZDPC technique for the different conditions mentioned above and with parameters given in Table 2.

4.2.1. Case A: Balanced Sinusoidal Grid Voltage

The results are shown in Figure 12. It is observed that there is a good compensation for the line current, and the THD is reduced below the standard IEEE-519 ($THD_{is} = 0.65\%$). Table 3 presents the comparison between standard DPC and ZDPC. One can observe that both techniques give nearly the same results.




Figure 12. Simulation results for balanced sinusoidal grid voltage: (a) three-phase line voltages; (b) three-phase load currents; (c) three-phase filter currents; (d) three-phase line currents; (e) line voltage and current, phase-a; (f) frequency spectrum of line current, phase-a.

4.2.2. Case B: Unbalanced Sinusoidal Grid Voltage

The phase-b is unbalanced by 20% relatively to phase-a ($v_b = 180$ V), while the phase-c is unbalanced by 40% relatively to phase-a ($V_c = 140$ V) with $TU_v = 22.2\%$. Based on results of Figure 13, we observe that unlike standard DPC, the proposed ZDPC shows its good performance for balancing and improving the line currents ($TU_{is} = 1.27\%$ and $THD_{is} = 1.24\%$). Table 3 summarizes the comparison between standard DPC and ZDPC.




Figure 13. Simulation results for unbalanced sinusoidal grid voltage: (a) three-phase line voltages; (b) three-phase load currents; (c) three-phase filter currents; (d) three-phase line currents; (e) line voltage and current, phase-a; (f) frequency spectrum of line current, phase-a.

4.2.3. Case C: Balanced Distorted Grid Voltage

In this case the grid voltage is balanced but distorted with a $THD_v = 12.83\%$ as shown in Table 2. The simulation results in Figure 14, prove the good performance of ZDPC ($THD_{is} = 0.72\%$) comparatively to standard DPC. Table 3 summarizes the main results comparison.




Figure 14. Simulation results for balanced distorted grid voltage: (a) three-phase line voltages; (b) three-phase load currents; (c) three-phase filter currents; (d) three-phase line currents; (e) line voltage and current, phase-a; (f) frequency spectrum of line current, phase-a.

4.2.4. Case D: Unbalanced and Distorted Grid Voltage

This is the worst case. It corresponds together to unbalanced and distorted voltage as shown in Figure 15 and Table 2. The simulation results are shown in Figure 15 confirm the robustness of ZDPC. Comparatively to standard DPC we can observe that the grid current is quasi sinusoidal ($THD_{is} = 1.48\%$), balanced ($TU_{is} = 1.41\%$) and synchronized with the grid voltage. Table 3 summarizes the comparison results.




Figure 15. simulation results of unbalanced distorted grid voltage: (a) three-phase line voltages; (b) three-phase load currents; (c) three-phase filter currents; (d) three-phase line currents; (e) line voltage and current, phase-a; (f) frequency spectrum of line current, phase-a.

4.3. Comparison of ZDPC and HSF-DPC [10]

In this section we compare the ZDPC to HSF-DPC published recently in [10], with the same grid voltage conditions, Table 4, and parameters in Appendix.

Table 5 shows the simulation results obtained by both the proposed ZDPC and HSF-DPC given in [10] for three cases (A, B, C). We observe that the proposed ZDPC leads to better results whatever the conditions, unlike HSF-DPC of [10] only suitable for the case of unbalanced and distorted grid voltage and in addition in [10] there are no experimental validation.

Table 4. Grid voltage, load current and THD under various grid voltage conditions [10].

Case	Source voltage						Load current					
	v_{sa}		v_{sb}		v_{sc}		i_{La}		i_{Lb}		i_{Lc}	
	rms (v)	THD (%)	rms (v)	THD (%)	rms (v)	THD (%)	rms (A)	THD (%)	rms (A)	THD (%)	rms (A)	THD (%)
A	220	0	220	0	220	0	16.03	27.86	16.02	27.82	16.02	27.83
B	176	0	220	0	220	0	14.01	31.69	15.47	25.95	15.46	26.15
C	222.2	14.29	222.2	14.29	222.2	14.29	15.82	29.07	15.76	29.55	15.79	29.12


Table 5. Simulation results for HSF-DPC and ZDPC strategies under three cases (A, B, C).

Case	Control strategies	Source currents						Filter currents		
		i_{sa}		i_{sb}		i_{sc}		i_{fa}	i_{fc}	i_{fb}
		rms (A)	THD (%)	rms (A)	THD (%)	rms (A)	THD (%)	rms (A)	rms (A)	rms (A)
A	HSF-DPC [10]	15.44	0.47	15.35	0.45	15.38	0.43	4.56	4.57	4.56
	ZDPC	16.21	0.64	16.21	0.68	16.21	0.65	4.65	4.65	4.65
B	HSF-DPC [10]	14.38	1.54	14.53	2.06	14.33	2.61	4.64	4.02	4.46
	ZDPC	15.13	0.8	15.23	1.10	15	0.93	5.03	3.99	4.47
C	HSF-DPC [10]	15	4.63	15.01	4.46	15.02	4.08	5.64	5.63	5.63
	ZDPC	15.79	2.57	15.78	2.59	15.79	2.51	5.10	5.10	5.11

5. Experimental Results

To validate experimentally the proposed ZDPC, the experimental set up shown in Figure 16 has been used. The control technique is implemented in dSPACE DS1104 environment, with the parameters given in Appendix. Two different conditions are considered:

- Case A, the grid voltage is balanced.
- Case B, the grid voltage is unbalanced.

**Figure 16.** Experimental set up.

5.1. Case A: Balanced Sinusoidal Grid Voltage

The grid voltage is balanced ($v_s = 23 \text{ V rms}$). Figure 17a,b shows a good compensation of the line current (THDisa = 4.7%, THDisb = 3.7%, THDisc = 4.4%), which is less than the IEEE-519 standard, and with a power factor close to unity.




Figure 17. Experimental results for balanced sinusoidal grid voltage: (a) three-phase line currents with their THD; (b) frequency spectrum of line current, phase-b; (c) line voltage and current, phase-b; (d) frequency spectrum of line voltage, phase-b; (e) power balance after filtering; (f) characteristic and power balance sheet of the grid after filtering.

5.2. Case B: Unbalanced Sinusoidal Grid Voltage

The grid voltage is unbalanced for two phases (a and b) relatively to phase-c ($V_{sa} = 19.5 \text{ V}$, $V_{sb} = 17.6 \text{ V}$, $V_{sc} = 22.6 \text{ V}$), with $TU_v = 7.5\%$). Figure 18b,c shows a good compensation of the line

current ($THDi_{sa} = 5.9\%$, $THDi_{sb} = 4.4\%$, $THDi_{sc} = 5.3\%$), and a balance ($TU_{is} = 0.7\%$), synchronized with grid voltages (Figure 18d,e). Balance of the line current is well observed in the vector diagram (equal 0.7%), Figure 18d. This can be further improved with the availability of the appropriate experimental parameters.




Figure 18. Experimental results of unbalanced sinusoidal grid voltage: (a) three-phase line voltage with THD; (b) Vector diagram of line voltage and current; (c) three-phase line currents with THD after filtering; (d) Vector diagram of line voltage and current; (e) line voltage and current, phase-a; (f) characteristic and power balance sheet of the grid after filtering.

6. Conclusions

In this paper a new DPC technique called ZDPC, suitable for harmonic and reactive power compensation, has been proposed. Its effectiveness whatever the grid voltage conditions (unbalanced,

distorted) has been proved, unlike the standard DPC which gives satisfying results only for balanced and undistorted grid. A HSF filter, easy to implement and effective for harmonics extraction, has been used. We changed the conventional PLL by an improved PLL based on HSF for identifying Harmonics. So the ZDPC always provides balanced grid currents with a THD lower than the standard IEEE-519. Simulation and experimental results show the good performance of the proposed approach compared to standard DPC.

Author Contributions

Kamel Djazia built the simulation model and experimental setup. Fateh Krim proposed the idea of DPC under unbalanced and distorted conditions, checked the language and responded to the reviewers. Abdelmadjid Chaoui was in charge of the experimental work. Mustapha Sarra contributed in the simulation data processing.

Nomenclature

P	Active power
S	Apparent power
Q	Reactive power
D	Distortion power
THD	Total harmonic distortion
$v_s(a,b,c)$	Voltage at the coupling point of phase (a,b,c)
$i_s(a,b,c)$	Source current of phase (a,b,c)
$I_f(a,b,c)$	filter current of phase (a,b,c)
$I_l(a,b,c)$	load current of phase (a,b,c)
p_{ref}	Instantaneous active power reference
p_s	Instantaneous active power source
q_s	Instantaneous reactive power source
q_{ref}	Instantaneous reactive power reference
θ_n	Sector angle
i_h	Harmonic current
α, β	Component in α - β coordinates system
R_L	Resistor of load impedance
L_L	Inductance of load impedance
R_s	Resistor of source impedance
L_s	Inductance of source impedance
R_f	SAPF resistor
L_f	SAPF inductance
T_s	Sampling Time
h	Hysteresis band
d_{ps}, d_{qs}	Output hysteresis controller
$\Delta P_s, \Delta q_s$	variation of active and reactive power

Appendix

System Parameters	Simulation [10]	Experimental
Source voltage	220V (rms value)	23V (rms value)
Source impedance	$R_s = 0.25 \text{ m}\Omega$, $L_s = 19.4 \text{ }\mu\text{H}$	$R_s = 0.1 \text{ }\Omega$, $L_s = 100 \text{ }\mu\text{H}$
Source frequency	50 Hz	50 Hz
Load ac impedance	$R_L = 1.2 \text{ m}\Omega$, $L_L = 0.3 \text{ mH}$	$R_L = 0.8 \text{ }\Omega$, $L_L = 2 \text{ mH}$
SAPF dc reference voltage and capacitor	$V_{dc} = 800 \text{ V}$, $C = 8.8 \text{ mF}$	$V_{dc} = 100 \text{ V}$, $C = 1.1 \text{ mF}$
SAPF resistor and inductance	$R_f = 5 \text{ m}\Omega$, $L_f = 3 \text{ mH}$	$R_f = 0.05 \text{ }\Omega$, $L_f = 10 \text{ mH}$
Non-linear load parameters	$R = 26 \text{ }\Omega$, $L = 10 \text{ mH}$	$R = 7 \text{ }\Omega$, $L = 2 \text{ mH}$
Sampling Time	$T_s = 1 \text{ }\mu\text{s}$	$T_s = 50 \text{ }\mu\text{s}$

Conflicts of Interest

The authors declare no conflict of interest.

References

- Zaveri, T.; Bhalja, B.; Zaveri, N. Comparison of control strategies for DSTATCOM in three-phase, four-wire distribution system for power quality improvement under various source voltage and load conditions. *Electr. Power Energy Syst.* **2012**, *43*, 582–594.
- Elbar, M.; Mahmoudi, M.O.; Aliouane, K.; Merzouk, I.; Naas, B. Etude Comparative de la Méthode ppo et la Méthode pqr en vue de la Compensation des Harmoniques dans les Réseaux à Quatre Fils. In Proceedings of the 3rd International Conference on Electrical Engineering, Algiers, Algeria, 19–21 May 2009. (In French)
- Hamadi, A. Contribution à L'étude des Filtres Hybrides de Puissance Utilises Pour Améliorer la Qualité de L'énergie dans le Réseau Electrique de Distribution. Ph.D. Dissertation, University of Quebec, Montréal, QC, Canada, 14 September 2010. (In French)
- Akagi, H. Active harmonic filters. *Proc. IEEE* **2005**, *93*, 2128–2141.
- Xu, F.; Tolbert, L.M.; Xu, Y. Critical evaluation of FBD, PQ and generalized non-active power theories. In Proceedings of the European Conference on Power Electronics and Applications (IEEE ECCE Europe), Birmingham, UK, 30 August–1 September 2011.
- Djazia, K.; Krim, F.; Sarra, M. Active filter under unbalanced and distorted conditions. In Proceedings of the 2013 IEEE 7th International Power Engineering and Optimization Conference (PEOCO2013), Langkawi, Malaysia, 3–4 June 2013; pp. 661–666.
- Takahashi, T.; Noguchi, T. A new quick-response and high-efficiency control strategy of induction motor. *IEEE Trans. Ind. Appl.* **1986**, *22*, 820–827.
- Noguchi, T.; Tomiki, H.; Kondo, S.; Takahashi, I. Direct power control of PWM converter without power-source voltage sensors. *IEEE Trans. Ind. Appl.* **1998**, *34*, 473–479.
- Bouafia, A. Techniques de commande prédictive et floue pour les systèmes d'électronique de puissance: Application aux redresseurs a MLI. Ph.D. Dissertation, University of Sétif, Sétif, Algeria, 6 June 2010. (In French)

10. Mesbahi, N.; Ouari, A.; Ould Abdeslam, D. Direct power control of shunt active filter using high selectivity filter (HSF) under distorted or unbalanced conditions. *Electr. Power Syst. Res.* **2014**, *108*, 113–123.
11. Bouafia, A.; Gaubert, J.-P.; Chaoui, A. Direct power control scheme based on disturbance rejection principle for three-phase PWM AC/DC converter under different input voltage conditions. *J. Electr. Syst.* **2012**, *8*, 367–383.
12. Bouafia, A.; Gaubert, J.-P.; Chaoui, A. High performance direct power control of three-phase PWM boost rectifier under different supply voltage conditions. In Proceedings of the European Conference on Power Electronics and Applications, EPE, Lille, France, 3–5 September 2013.
13. Chaoui, A. Filtrage Actif Triphase Pour Charges non Linéaires. Ph.D. Dissertation, University of Sétif, Sétif, Algeria, 5 October 2010. (In French)
14. Chaoui, A.; Gaubert, J.P.; Krim, F. Power quality improvement using DPC controlled three-phase shunt active filter. *Electr. Power Syst. Res.* **2010**, *80*, 657–666.
15. Alali, M. Contribution à l'Etude des Compensateurs Actifs des Réseaux Electriques Basse Tension. Ph.D. Dissertation, Louis Pasteur University, Strasbourg I, France, 12 September 2002. (In French)
16. Long, B.; Ryu, J.H.; Chong, K.T. Optimal switching table-based sliding mode control of an energy recovery Li-Ion power accumulator battery pack testing system. *Energies* **2013**, *6*, 5200–5218.
17. Benhabib, M.C.; Saadate, S. A new robust experimentally validated phase locked loop for power electronic control. *EPE J.* **2005**, *15*, 36–46.
18. Karimi, S. Continuité de Service des Convertisseurs Triphasés de Puissance et Prototypage “FPGA in the Loop”: Application au Filtre Actif Parallèle. Ph.D. Dissertation, Henri Poincaré University Nancy-I, Nancy, France, 26 January 2009. (In French)

© 2015 by the authors; licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution license (<http://creativecommons.org/licenses/by/4.0/>).