Article

Standby-Loss Elimination in Server Power Supply †

Jong-Woo Kim 1, Gun-Woo Moon 1 and Il-Oun Lee 2,*

1 KAIST—Korea Advanced Institute of Science and Technology, Deajon 341-41, Korea; JongwooKim@angel.kaist.ac.kr (J.-W.K.); gwmoon@angel.kaist.ac.kr (G.-W.M.)
2 Department of Electric Engineering, Myongji University, Yongin-Si 449-728, Korea
* Correspondence: leeiloun@mju.ac.kr; Tel.: +82-31-330-6833
† This paper is an extended version of our paper published in “Disabling standby converter with phase-shifted full-bridge converter in server power supplies. In Proceedings of the 2013 IEEE ECCE Asia Downunder, Melbourne, Australia, 3–6 June 2013”.

Abstract: In a server power system, a standby converter is required in order to provide the standby output, monitor the system’s status, and communicate with the server power system. Since these functions are always required, losses from the standby converter are produced even though the system operates in normal mode. For these reasons, the losses deteriorate the total efficiency of the system. In this paper, a new structure is proposed to eliminate the losses from the standby converter of a server power supply. The key feature of the proposed structure is that the main direct current (DC)/DC converter substitutes all of the output power of the standby converter, and the standby converter is turned off in normal mode. With the proposed structure, the losses from the standby converter can be eliminated in normal mode, and this leads to a higher efficiency in overall load conditions. Although the structure has been proposed in the previous work, very important issues such as a steady state analysis, the transient responses, and how to control the standby converter are not discussed. This paper presents these issues further. The feasibility of the proposed structure has been verified with 400 V link voltage, 12 V/62.5 A main output, and a 12 V/2.1 A standby output server power system.

Keywords: phase-shifted full-bridge converter; standby flyback converter

1. Introduction

Nowadays, in order to reduce power consumption in internet data centers, it is prompted to increase the efficiency of a server computer power system. Because the brand-new certification requires extremely high efficiency at a 50% load condition, very sophisticated techniques are required. Also, the efficiency under a light load condition is getting more important in the server power system, because the brand-new certification requires meeting 10% load efficiency, whereas the former certification does not [1–3].

As shown in Figure 1, a server power system consists of a boost power-factor-corrector (PFC), direct current (DC)/DC, and standby converter stage. The boost PFC stage provides the input voltage of the DC/DC stage ($V_{\text{link}}$). The DC/DC stage provides tightly regulated output voltage ($V_{\text{out_main}}$). In this stage, a phase-shifted full-bridge (PSFB) converter is widely used because of small root-mean-square (RMS) current and zero-voltage-switching (ZVS) [3–7].
In order to improve the light load efficiency, various techniques have been proposed by researchers [8–11]. Among these techniques, [5,8] achieved higher efficiency simply by using a larger dead time to achieve ZVS in a light load condition, because a PSFB converter cannot provide sufficient ZVS energy in light load conditions [12–14]. These previous works have reduced the switching losses in light load conditions. However, removing switching losses shows improved efficiency only lower than a 10% load condition, as shown in [12–14]. This is because, with the optimized dead time, the lagging leg switches can be turned on when the drain-to-source voltage is at minimum. From the research, it can be noted that the switching losses rarely affect the system’s efficiency in higher than 10% load conditions, although the ZVS energy is not sufficient for the full ZVS.

Figure 2 illustrates a simplified schematic of the standby converter and controllers. The standby converter provides standby output ($V_{out\_STB}$) and supply voltage for the controllers. The purpose of the $V_{out\_STB}$ is to provide the output power to the server power system in the “standby state”. The output power of $V_{out\_STB}$ is much smaller than the main output power. Usually, the standby output power is less than 30 W. This is because the standby output is used to maintain communication between the server power system and the power supply. Also, the secondary controller consumes a very small amount of power, such near 1 W. A microcontroller for communication and sequence control is powered by $V_{out\_STB}$. The server system should monitor its state always, even when the main power is turned off. In this case, only a small output power is required to monitor the system status, so only the standby flyback converter with a small output power rating provides the standby output power. For the standby output, the flyback converter is widely used because of its small size and wide input-range capability [15–18]. Since $V_{out\_STB}$ should be regulated tightly, it is used for the feedback of the duty cycle of the standby converter. $V_{out\_STB}$ is used for the standby output and the input power of the controllers on the secondary side. Also, the standby converter provides the input power of the controllers on the primary side. As shown in Figure 2, the auxiliary turns are used for the primary side controllers. Due to cross-regulation issues, the supply voltage for the primary side controllers ($V_{CCP}$) cannot be regulated tightly, and $V_{CCP}$ increases from 13 V to 20 V in a light load condition. For these reasons, a linear regulator is used to provide an accurate 12 V ($V_{12P}$) to the primary controllers. The loss of a linear regulator increases as $V_{CCP}$ increases, because it is proportional to the difference between $V_{CCP}$ and 12 V. Please note that the pulse-width-modulation (PWM) controller on the primary side cannot use $V_{out\_STB}$ as its power source, because $V_{out\_STB}$ is located on the secondary side. The primary side and the secondary side of the server power system should be isolated. As shown in Figure 2, $V_{out\_STB}$ and $V_{12P}$ have different ground notation from each other [18].
The proposed structure is shown in Figure 3a. The PFC boost converter is omitted for simplicity, and it is assumed that the DC/DC converter has a constant input voltage ($V_{\text{link}}$). In order to provide $V_{\text{out,STB}}$ and supply voltage for the primary side controllers ($V_{\text{CCP}}$), the DC/DC converter uses a merging diode ($D_m$), a small additional diode ($D_a$), and an auxiliary winding in the main transformer ($N_{\text{aux}}$) is used. The main purpose of the proposed structure is to turn off the standby flyback converter. In this case, $V_{\text{out,STB}}$ cannot be provided without $D_a$. $D_m$ is used to connect $V_{\text{out,main}}$ to $V_{\text{out,STB}}$, so that $V_{\text{out,STB}}$ can be provided even in the case where the standby flyback converter is turned off.
The flyback converter provides

2.1. Steady State Operation of the Proposed Structure in Normal Mode

using across the magnetizing inductance of the main transformer (in series with $D$ resistance of auxiliary turn ($N_{aux}$)).

Because the standby flyback converter, it is not a burden for the PSFB converter. Also, $N_{aux}$ turned off after the PSFB converter is turned on. It can be noted that all of the outputs of the standby converter can be provided by the PSFB converter with the proposed structure.

However, in the normal mode as shown in Figure 2b, the flyback converter can be completely turned off after the PSFB converter is turned on. It can be noted that all of the outputs of the standby converter can be provided by the PSFB converter with the proposed structure. $V_{out,STB}$ provides $V_{out,main}$ using $D_m$. Because the output current specification of the PSFB is much larger than that of the standby flyback converter, it is not a burden for the PSFB converter. Also, $N_{aux}$ provides $V_{CCP}$ using $D_a$.

2.1. Steady State Operation of the Proposed Structure in Normal Mode

Figure 4a shows a simplified equivalent circuit for $V_{CCP}$. As shown in Figure 4a, a parasitic resistance of auxiliary turn ($R_{par}$) and the reflected leakage inductance ($((N_{aux}/N_p)^2L_{lkg})$) are connected in series with $D_a$, and the primary controllers can be regarded as a constant load current ($I_{con}$).

Figure 4b shows the key waveforms of the proposed structure. As shown in Figure 4b, voltage across the magnetizing inductance of the main transformer ($V_{Lm}$) alternates between $V_{link}$ and $-V_{link}$. Then, the voltage across the auxiliary winding ($V_{aux}$) alternates between $V_{link}N_{aux}/N_p$ and $-V_{link}N_{aux}/N_p$. Because $D_a$ rectifies only a positive half cycle of $V_{aux}$, $V_{CCP}$ increases during $t_0$-$t_1$.

Figure 3. Schematics of (a) the proposed structure and (b) operation in normal mode.
The auxiliary circuit operates as a resistor-inductor-capacitor (RLC) resonant circuit. However, the inductance can be neglected because $N_p$ is much larger than $N_{aux}$ in the PSFB converter. In this case, the circuit in Figure 4a can be regarded as a switched capacitor circuit. The peak value of $i_{aux}$ ($I_{aux\text{\_peak\_app}}$) is determined by $R_{par}$. Assuming that the resistor-capacitor (RC) time constant of the circuit is much larger than the switching period of the PSFB, $i_{aux}$ can be considered as a square waveform wave and its average value becomes $I_{con}$. For these reasons, $V_{CCP}$ and $I_{aux\_peak\_app}$ can be obtained by following Equations:

$$V_{CCP} \cong \frac{N_{aux}}{N_p} V\text{\_link} \quad (1)$$

$$I_{aux\_peak\_app} = \frac{I_{con}}{D_{eff}} \quad (2)$$

where $D_{eff}$ is an effective duty-cycle in the PSFB converter.

$N_{aux}$ should be chosen to make $V_{CCP}$ larger than required voltage for the primary side controllers. A linear regulator can be used to provide a precise voltage for the controllers, following $V_{CCP}$. In order to minimize the losses in the linear regulator, $N_{aux}$ should be minimized, satisfying the condition that $V_{CCP}$ should be larger than the required voltage for the controllers.

From (1), it should be noted that $V_{CCP}$ becomes constant regardless of the output condition with the proposed structure, whereas $V_{CCP}$ increases in a light load condition with the conventional structure, as mentioned in the introduction. Therefore, the losses from the linear regulator are also reduced in the proposed structure.

In the proposed structure, the primary current of the PSFB converter ($i_{pri}$) is equal to the sum of $i_{aux}N_{aux}/N_p$ and the primary current in the conventional PSFB converter. However, $i_{pri}$ is almost same as the conventional PSFB converter; $I_{con}$ is usually very small (much smaller than 1 A), and stepped down by the turns ratio $N_{aux}/N_p$. For these reasons, the proposed structure rarely affects the operation of the PSFB converter, so that the steady state characteristics of PSFB converter, such as the ZVS condition or effective duty cycle, are not affected.
2.2. \textit{N}_{aux} and \textit{D}_m Selection

\textit{V}_{CCP} should be larger than \textit{V}_{12P}. This is because the linear regulator has a step down conversion ratio, so \textit{N}_{aux} should be large enough. On the other hand, in order to minimize the losses in the linear regulator, \textit{V}_{CCP} should be as small as possible. Therefore, \textit{N}_{aux} should be the minimum value satisfying \textit{V}_{CCP} > \textit{V}_{12P}. According to (1), it can be noted that \textit{N}_{aux} should be an integer value which is larger than \textit{N}_p \textit{V}_{12P}/\textit{V}_{\text{link}}.

In order to select \textit{D}_m, consideration on the forward voltage drop of the merge diode is essential. The voltage regulation range of the server power supply is ±5% of the output voltage in this case. Therefore, the forward voltage drop should be smaller than its regulation range. The forward voltage drop of \textit{D}_m should be smaller than its regulation range in the full load condition.

2.3. How to Disable the Standby Flyback Converter

The standby flyback converter can be disabled with a simple addition to the feedback circuits. Figure 5 shows the feedback circuit of the standby converter for the proposed structure. In the figure, the left side of the feedback circuit is for the conventional structure and the right side of the feedback circuit is proposed for the proposed structure. The added feedback circuit consists of an additional resistor \textit{R}_a, diode \textit{D}, and transistor \textit{Q}_a, which is controlled by the \textit{STBVAR} signal. In standby mode, \textit{Q}_a is turned on so that \textit{D} is turned off. The additional circuits do not affect the feedback circuit, since the additional circuits are separated from the conventional feedback circuit. However, in normal mode, \textit{Q}_a is turned off and \textit{D} is conducted. Since \textit{R}_a is connected to \textit{R}_1 in parallel and the reference voltage of the control loop becomes smaller, the feedback circuit operates as if \textit{V}_{out_STB} is larger than its appropriate value. In other words, the standby flyback converter is turned off.

![Figure 5. Feedback circuit of the standby converter for the proposed structure.](image)

2.4. Transient Response When Disabling the Standby Converter

In the proposed structure, considerations on transient response are essential, since the flyback converter is turned on and off during its operation. Figure 6 shows the disabling sequence for the standby flyback converter in normal mode. After the DC/DC converter is turned on, \textit{V}_{out_main} increases. The standby flyback converter should be turned off after \textit{V}_{out_main} is regulated. Otherwise, \textit{V}_{out_STB} will drop to \textit{V}_{out_main}. Therefore, the \textit{STBVAR} signal should be low after \textit{V}_{out_main} is regulated. In the proposed structure, the reference voltage is 2.5(1 + \textit{R}_1/\textit{R}_2) when the \textit{STBVAR} signal is high. However, when the \textit{STBVAR} signal becomes low, \textit{Q}_a is turned off and the reference voltage of the controller loop becomes 2.5[1 + (\textit{R}_1/\textit{R}_a)/\textit{R}_2]. Therefore, the reference voltage decreases, and the expected value of \textit{V}_{out_STB} without a merge diode is 2.5[1 + (\textit{R}_1/\textit{R}_a)/\textit{R}_2].
The standby converter should be turned on within the hold-up time after the AC loss, so that $V_{out_{main}}$ decreases. Figure 7b illustrates the key waveforms during the hold-up time. After AC loss occurs, $V_{out_{main}}$ decreases and the PSFB converter regulates $V_{out_{main}}$. After the hold-up time, $V_{out_{main}}$ decreases. The standby converter should be turned on within the hold-up time after the AC loss, so that $V_{out_{STB}}$ can be regulated by the standby converter even though $V_{out_{main}}$ decreases. If the standby converter is not turned on during the hold-up time, $V_{out_{STB}}$ should be decreased in the same way as $V_{out_{main}}$.

**Figure 6.** Disabling sequence for the standby flyback converter in normal mode.

**2.5. Transient Response When Enabling the Standby Converter**

There are two cases of shutdown in a server power supply. The first one is the DC/DC OFF case. In this case, the power system transits from the normal to the standby mode. Figure 7a illustrates the DC/DC OFF case. Note that the DC/DC ON signal is active and low. The server computer requests DC/DC OFF and the DC/DC converter is turned off. After DC/DC OFF is requested by the server, the STBVAR signal is enabled and the standby converter wakes up before the DC/DC converter is turned off.

**Figure 7.** Enabling sequence for the standby flyback converter in shutdown cases (a) DC/DC OFF; (b) hold-up time. AC, alternating current.

The second one is the hold-up time. In general, a server power system should be able to regulate $V_{out_{main}}$ after the alternating current (AC) loss for tens of milliseconds, and it is called the hold-up time condition. During the hold-up time, the standby flyback converter should be enabled before $V_{out_{main}}$ decreases. Figure 7b illustrates the key waveforms during the hold-up time. After AC loss occurs, $V_{link}$ decreases and the PSFB converter regulates $V_{out_{main}}$. After the hold-up time, $V_{out_{main}}$ decreases. The standby converter should be turned on within the hold-up time after the AC loss, so that $V_{out_{STB}}$ can be regulated by the standby converter even though $V_{out_{main}}$ decreases. If the standby converter is not turned on during the hold-up time, $V_{out_{STB}}$ should be decreased in the same way as $V_{out_{main}}$. 

---

**Figure 6.** Disabling sequence for the standby flyback converter in normal mode.

**2.5. Transient Response When Enabling the Standby Converter**

There are two cases of shutdown in a server power supply. The first one is the DC/DC OFF case. In this case, the power system transits from the normal to the standby mode. Figure 7a illustrates the DC/DC OFF case. Note that the DC/DC ON signal is active and low. The server computer requests DC/DC OFF and the DC/DC converter is turned off. After DC/DC OFF is requested by the server, the STBVAR signal is enabled and the standby converter wakes up before the DC/DC converter is turned off.

**Figure 7.** Enabling sequence for the standby flyback converter in shutdown cases (a) DC/DC OFF; (b) hold-up time. AC, alternating current.

The second one is the hold-up time. In general, a server power system should be able to regulate $V_{out_{main}}$ after the alternating current (AC) loss for tens of milliseconds, and it is called the hold-up time condition. During the hold-up time, the standby flyback converter should be enabled before $V_{out_{main}}$ decreases. Figure 7b illustrates the key waveforms during the hold-up time. After AC loss occurs, $V_{link}$ decreases and the PSFB converter regulates $V_{out_{main}}$. After the hold-up time, $V_{out_{main}}$ decreases. The standby converter should be turned on within the hold-up time after the AC loss, so that $V_{out_{STB}}$ can be regulated by the standby converter even though $V_{out_{main}}$ decreases. If the standby converter is not turned on during the hold-up time, $V_{out_{STB}}$ should be decreased in the same way as $V_{out_{main}}$. 

---

**Figure 6.** Disabling sequence for the standby flyback converter in normal mode.

**2.5. Transient Response When Enabling the Standby Converter**

There are two cases of shutdown in a server power supply. The first one is the DC/DC OFF case. In this case, the power system transits from the normal to the standby mode. Figure 7a illustrates the DC/DC OFF case. Note that the DC/DC ON signal is active and low. The server computer requests DC/DC OFF and the DC/DC converter is turned off. After DC/DC OFF is requested by the server, the STBVAR signal is enabled and the standby converter wakes up before the DC/DC converter is turned off.

**Figure 7.** Enabling sequence for the standby flyback converter in shutdown cases (a) DC/DC OFF; (b) hold-up time. AC, alternating current.

The second one is the hold-up time. In general, a server power system should be able to regulate $V_{out_{main}}$ after the alternating current (AC) loss for tens of milliseconds, and it is called the hold-up time condition. During the hold-up time, the standby flyback converter should be enabled before $V_{out_{main}}$ decreases. Figure 7b illustrates the key waveforms during the hold-up time. After AC loss occurs, $V_{link}$ decreases and the PSFB converter regulates $V_{out_{main}}$. After the hold-up time, $V_{out_{main}}$ decreases. The standby converter should be turned on within the hold-up time after the AC loss, so that $V_{out_{STB}}$ can be regulated by the standby converter even though $V_{out_{main}}$ decreases. If the standby converter is not turned on during the hold-up time, $V_{out_{STB}}$ should be decreased in the same way as $V_{out_{main}}$. 

---

**Figure 6.** Disabling sequence for the standby flyback converter in normal mode.

**2.5. Transient Response When Enabling the Standby Converter**

There are two cases of shutdown in a server power supply. The first one is the DC/DC OFF case. In this case, the power system transits from the normal to the standby mode. Figure 7a illustrates the DC/DC OFF case. Note that the DC/DC ON signal is active and low. The server computer requests DC/DC OFF and the DC/DC converter is turned off. After DC/DC OFF is requested by the server, the STBVAR signal is enabled and the standby converter wakes up before the DC/DC converter is turned off.

**Figure 7.** Enabling sequence for the standby flyback converter in shutdown cases (a) DC/DC OFF; (b) hold-up time. AC, alternating current.

The second one is the hold-up time. In general, a server power system should be able to regulate $V_{out_{main}}$ after the alternating current (AC) loss for tens of milliseconds, and it is called the hold-up time condition. During the hold-up time, the standby flyback converter should be enabled before $V_{out_{main}}$ decreases. Figure 7b illustrates the key waveforms during the hold-up time. After AC loss occurs, $V_{link}$ decreases and the PSFB converter regulates $V_{out_{main}}$. After the hold-up time, $V_{out_{main}}$ decreases. The standby converter should be turned on within the hold-up time after the AC loss, so that $V_{out_{STB}}$ can be regulated by the standby converter even though $V_{out_{main}}$ decreases. If the standby converter is not turned on during the hold-up time, $V_{out_{STB}}$ should be decreased in the same way as $V_{out_{main}}$. 

---

**Figure 6.** Disabling sequence for the standby flyback converter in normal mode.

**2.5. Transient Response When Enabling the Standby Converter**

There are two cases of shutdown in a server power supply. The first one is the DC/DC OFF case. In this case, the power system transits from the normal to the standby mode. Figure 7a illustrates the DC/DC OFF case. Note that the DC/DC ON signal is active and low. The server computer requests DC/DC OFF and the DC/DC converter is turned off. After DC/DC OFF is requested by the server, the STBVAR signal is enabled and the standby converter wakes up before the DC/DC converter is turned off.

**Figure 7.** Enabling sequence for the standby flyback converter in shutdown cases (a) DC/DC OFF; (b) hold-up time. AC, alternating current.

The second one is the hold-up time. In general, a server power system should be able to regulate $V_{out_{main}}$ after the alternating current (AC) loss for tens of milliseconds, and it is called the hold-up time condition. During the hold-up time, the standby flyback converter should be enabled before $V_{out_{main}}$ decreases. Figure 7b illustrates the key waveforms during the hold-up time. After AC loss occurs, $V_{link}$ decreases and the PSFB converter regulates $V_{out_{main}}$. After the hold-up time, $V_{out_{main}}$ decreases. The standby converter should be turned on within the hold-up time after the AC loss, so that $V_{out_{STB}}$ can be regulated by the standby converter even though $V_{out_{main}}$ decreases. If the standby converter is not turned on during the hold-up time, $V_{out_{STB}}$ should be decreased in the same way as $V_{out_{main}}$. 

---
2.6. Control of the STBVAR Signal

Figure 8 shows a flowchart for the STBVAR signal. When the standby flyback is turned on, the system checks $V_{\text{out,main}}$. If $V_{\text{out,main}}$ maintains at 12 V during a waiting time ($T_w$), the STBVAR signal is disabled to turn off the flyback converter. When the flyback is turned off, the system checks whether DC/DC OFF or any shutdown signals are produced. If the conditions are produced, the STBVAR signal is enabled so that the flyback is turned on immediately. The pre-existing microcontroller is fast enough to provide the STBVAR signal in time.

![Flowchart for STBVAR](image)

Figure 8. Flowchart for STBVAR.

3. Experimental Results and Discussion

The feasibility of the proposed structure has been verified by a server power system with 12 V/62.5 A main output and 12 V/2.1 A standby output. The system is designed with $N_p = 26$, $N_{s1} = N_{s2} = 1$, $N_{bus} = 1$, and $L_{fly} = 15$ µH. ES1D (200 V, 1 A, DO-214AC) is selected for $D_m$, M2FM3 (30 V, 6 A, M2F) is selected for the merge diode $D_m$, and ICE3AR0680JZ is selected for the standby flyback converter. The voltage regulation range of the server power supply is ±5% of the output voltage in this case. Therefore, $V_{\text{out,main}}$ and $V_{\text{out,STB}}$ should be regulated within 11.4–12.6V. Since the forward voltage drop of $D_m$ is less than 0.4 V as the maximum value, it can be said that the forward voltage drop of the merge diode does not affect the regulation of $V_{\text{out,STB}}$. Figure 9 shows the implementation of the proposed structure. It can be noted that the auxiliary turn occupies a very small window area, so that it does not affect the design of the transformer. In addition, the merging diode $D_m$ is very small so that the power density of the total system is not degraded.

![Implementation](image)

Figure 9. Implementation of the proposed structure (a) the auxiliary turn in main transformer; (b) ORing diode.

Figure 10 shows the experimental waveforms of the proposed structure at full load condition in normal mode. Figure 10a shows the disabling sequence of the standby flyback converter. $V_{DS_flyback}$ represents the drain-to-source voltage of the main switch of the standby flyback converter. When the standby flyback converter is turned on, $V_{DS_flyback}$ alternates between zero and its peak value. In order to present the sequence clearly, the time division of the waveforms is set to 500 ms/div. Because the
switching period of the standby converter is much shorter than the division, $V_{DS_{flyback}}$ occupies the black area in the figure when the standby converter is turned on. Negative DC/DC ON represents the control signal for $V_{out_{main}}$ provided by the server system. Note that the signal is active and low, so that the LOW signal means that the server system commands the DC/DC converter to be turned on, and the HIGH signal means the system commands the DC/DC converter to be turned to OFF. Generally, one or two seconds are enough for the building/collapsing time after the DC/DC controlling signal is applied, although the time depends on the power supply vendor. As shown in Figure 10a, after DC/DC OFF becomes low, the DC/DC converter is turned on and $V_{out_{main}}$ increases. After $V_{out_{main}}$ is regulated, the STBVAR signal becomes low to turn off the standby converter. Figure 10b,c shows the waveforms for $V_{aux}$, $V_{CCP}$, $i_{pri}$, and $i_{aux}$ in a full load condition after the standby converter is turned off. $V_{CCP}$ is provided by $N_{aux}$ as shown in Figure 10b. $N_{aux}$ provides 14 V of $V_{ccp}$ so that the primary controllers can operate with 12 V input voltage, following a linear regulator. In the proposed structure, as shown in Figure 10c, $i_{pri}$ of the PSFB converter is almost the same as that of the conventional one as mentioned before. Therefore, it can be noted that the proposed structure does not affect the efficiency of the PSFB converter.

![Figure 10](image)
Figure 11a illustrates the experimental waveforms in the DC/DC OFF case. When the DC/DC OFF signal is applied, the STBVAR signal is enabled and the standby converter wakes up to provide $V_{out_{STB}}$, and then the PSFB converter is turned off and $V_{out_{main}}$ is zero while $V_{out_{STB}}$ is adequately provided.

Figure 11b shows the waveforms during the hold-up time. After AC loss occurs, $V_{link}$ decreases and the STBVAR signal becomes high to turn on the standby converter. The standby converter is turned on before $V_{out_{main}}$ decreases, so that $V_{out_{STB}}$ can be stable during the full load transition.

Figure 12a,b shows the measured loss from the standby converter with the conventional structure (only the ORing diode has been implemented) and the efficiency of the proposed structure, respectively. From Figure 12a, it can be noted that the standby converter produces about 1.5 W of losses in entire load conditions. Furthermore, due to the cross regulation problem of the flyback converter, the losses from the standby stage are larger than 1.5 W. The standby converter is designed to have the boundary between the continuous conduction mode (CCM) and the discontinuous conduction mode (DCM) near 60% load condition. In a higher than 70% load condition, the flyback converter operates in continuous conduction mode (CCM). The flyback converter in DCM operation operates with valley switching. On the other hand, the flyback converter in CCM operation operates with full hard switching. Since the standby converter has higher switching loss in CCM operation, the standby converter has larger...
losses in a higher than 70% load condition. In the proposed structure, since the PSFB converter provides all outputs of the standby flyback converter with much higher efficiency, the system efficiency increases in the entire load condition, as shown in Figure 12b. It should be noted that the efficiency is improved in entire load conditions, and the efficiency improvement is larger than the losses from the standby converter, since the proposed structure also reduced the losses from the linear regulator on the primary side.

Table 1 represents the comparison of loss components between the proposed work and the previous works in normal mode operation. As shown in the table, it can be noted that the previous works [15–17] have a switch, transformer, and rectifier diode as the loss components related to $V_{\text{out_STB}}$ in normal mode operation. On the other hand, the proposed structure has only two merge diodes ($D_a, D_m$) as the loss components in normal mode operation, because the standby converter is in the off-state by STBvar. That is, the losses in the previous works have not occurred in the proposed standby structure.
structure. Therefore, it can be said that the proposed structure can achieve a higher efficiency compared to the previous works.

| Table 1. Comparison of loss components in normal mode operation. |
|---------------------------------|----------------|----------------|----------------|----------------------------------|
| Items                          | [15]           | [16]           | [17]           | Proposed Work                    |
| Loss components related to $V_{out\_STB}$ in a normal mode | A main switch | A main switch | An additional switch | Two merge diodes ($D_a$, $D_m$) |
|                                | A transformer  | A transformer  | A transformer  |                                  |
|                                | Rectifier diodes | Rectifier diodes | Rectifier diodes |                                  |

4. Conclusions

In this paper, a new structure to eliminate the losses from the standby converter is proposed for a server power supply. By using a simple multi-output structure, the losses of the standby flyback converter are completely eliminated by disabling it in normal mode. The proposed structure is powerful in that it uses a small number of additional components and can be implemented with a simple control scheme, without changing the normal operation of the PSFB converter, such as the zero-voltage-switching (ZVS) mechanism and the primary side currents. Therefore, the proposed structure is simple and effective for improving the efficiency of a server power system.

Acknowledgments: This research was supported by Basic Science Research Program through the National Research Foundation of Korea (NRF) funded by the Ministry of Science, Information and Communications Technologies (ICT) & Future Planning (2015R1C1A1A01051992).

Author Contributions: Jong-Woo Kim and Il-Oun Lee defined the overall outline of the study and performed the numerical analysis, analyzed the data, and Jong-Woo Kim drafted the paper. Il-Oun Lee designed and Jong-Woo Kim performed the experiments; Gun-Woo Moon performed the analysis on the results in the experiments and Jong-Woo Kim and Il-Oun Lee finalized the paper.

Conflicts of Interest: The authors declare no conflict of interest.

Nomenclature

- $V_{AC}$: AC voltage
- $V_{link}$: DC-link voltage or input voltage of DC/DC converter in a server power system
- $V_{out\_main}$: Output voltage of DC/DC converter in a server power system
- $V_{out\_STB}$: Standby output in standby flyback converter
- $V_{CCP}$: Unregulated supply voltage for primary side controllers
- $V_{12P}$: Regulated supply voltage for primary side controllers
- $V_{aux}$: Voltage across additional auxiliary winding ($N_{aux}$) of the transformer in DC/DC(PSFB) converter
- $V_{DS\_flyback}$: Drain-to-source voltage of the main switch ($Q_{flyback}$) in the standby(flyback) converter
- $Q_{DC/DC}$: Switches in DC/DC converter or $Q_1$-$Q_4$ in Figure 3
- $Q_{PFC}$: Switch in boost power-factor-corrector(PFC) in a server power system
- $Q_{flyback}$: Main switch in standby(flyback) converter
- $Q_a$: Additional transistor in the feedback circuit for the proposed standby structure
- $SR_1$, $SR_2$: Switches for synchronous rectifier in DC/DC(PSFB) converter
- $D_a$: ORing diode for the connection between $V_{CCP}$ and $V_{aux}$
- $D_m$: Diode for the connection between $V_{out\_STB}$ and $V_{out\_main}$
- $D$: Additional diode in the feedback circuit for the proposed standby structure
- $N_p$: Primary windings of the transformer in DC/DC(PSFB) converter
- $N_{s1}$, $N_{s2}$: Secondary windings of the transformer in DC/DC(PSFB) converter
- $N_{aux}$: Additional auxiliary winding of the transformer in DC/DC(PSFB) converter
- $R_{par}$: Parasitic resistance of $N_{aux}$
- $R$: Additional resistor in the feedback circuit for the proposed standby structure
- $R_1$, $R_2$: Resistors in the feedback circuit for the standby converter
- $L_{kg}$: Leakage inductance of the transformer in DC/DC(PSFB) converter
\(i_{aux}\) Current flowing through \(N_{aux}\)

\(I_{con}\) Current required in the primary side controllers

\(i_{aux\_peak\_app}\) Peak current in \(i_{aux}\)

\(i_{pri\_lk}\) Current flowing through \(N_p\) in DC/DC(PSFB) converter.

\(D_{eff}\) Effective duty-cycle in DC/DC(PSFB) converter

\(DC/DC\_ON\) Signal for on or off control in DC/DC converter, active low signal

\(STB\_VAR\) Signal for on or off control in standby converter, active high signal

References

