A SVPWM to Eliminate Common-Mode Voltage for Multilevel Inverters
AbstractThis paper presents a new space vector pulse width modulation (SVPWM) to eliminate common-mode voltage (CMV) for multilevel inverters. The proposed SVPWM is performed in a new coordinate system, in which the converter voltage vectors have only integer entries and the absolute coordinate increment between adjacent vectors is equal to 1. The location of the reference vector, detection of the nearest three CMV vectors, and duty cycles of the nearest three CMV vectors are all obtained by simple calculations, no lookup table is needed and the SVPWM is computationally fast. Compared with earlier pulse width modulations (PWMs), the realization of the CMV vectors is very simple, and the CMV of multilevel inverters are limited to zero with any modulation index. Because the SVPWM is independent of the level number of the inverter, the proposed SVPWM is suitable for any level of inverter. This paper also thoroughly compares the proposed SVPWM with prior PWMs. Experimental results are also given in the paper. View Full-Text
Share & Cite This Article
Tang, X.; Lai, C.; Liu, Z.; Zhang, M. A SVPWM to Eliminate Common-Mode Voltage for Multilevel Inverters. Energies 2017, 10, 715.
Tang X, Lai C, Liu Z, Zhang M. A SVPWM to Eliminate Common-Mode Voltage for Multilevel Inverters. Energies. 2017; 10(5):715.Chicago/Turabian Style
Tang, Xiongmin; Lai, Chengjing; Liu, Zheng; Zhang, Miao. 2017. "A SVPWM to Eliminate Common-Mode Voltage for Multilevel Inverters." Energies 10, no. 5: 715.
Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.