The Impact of 3D Stacking and Technology Scaling on the Power and Area of Stereo Matching Processors
AbstractRecently, stereo matching processors have been adopted in real-time embedded systems such as intelligent robots and autonomous vehicles, which require minimal hardware resources and low power consumption. Meanwhile, thanks to the through-silicon via (TSV), three-dimensional (3D) stacking technology has emerged as a practical solution to achieving the desired requirements of a high-performance circuit. In this paper, we present the benefits of 3D stacking and process technology scaling on stereo matching processors. We implemented 2-tier 3D-stacked stereo matching processors with GlobalFoundries 130-nm and Nangate 45-nm process design kits and compare them with their two-dimensional (2D) counterparts to identify comprehensive design benefits. In addition, we examine the findings from various analyses to identify the power benefits of 3D-stacked integrated circuit (IC) and device technology advancements. From experiments, we observe that the proposed 3D-stacked ICs, compared to their 2D IC counterparts, obtain 43% area, 13% power, and 14% wire length reductions. In addition, we present a logic partitioning method suitable for a pipeline-based hardware architecture that minimizes the use of TSVs. View Full-Text
Externally hosted supplementary file 1
Description: Our previous paper from which the submitted manuscript is fully extended
Scifeed alert for new publicationsNever miss any articles matching your research from any publisher
- Get alerts for new papers matching your research
- Find out the new papers from selected authors
- Updated daily for 49'000+ journals and 6000+ publishers
- Define your Scifeed now
Ok, S.-H.; Lee, Y.-H.; Shim, J.H.; Lim, S.K.; Moon, B. The Impact of 3D Stacking and Technology Scaling on the Power and Area of Stereo Matching Processors. Sensors 2017, 17, 426.
Ok S-H, Lee Y-H, Shim JH, Lim SK, Moon B. The Impact of 3D Stacking and Technology Scaling on the Power and Area of Stereo Matching Processors. Sensors. 2017; 17(2):426.Chicago/Turabian Style
Ok, Seung-Ho; Lee, Yong-Hwan; Shim, Jae H.; Lim, Sung K.; Moon, Byungin. 2017. "The Impact of 3D Stacking and Technology Scaling on the Power and Area of Stereo Matching Processors." Sensors 17, no. 2: 426.
Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.