Design of Belief Propagation Based on FPGA for the Multistereo CAFADIS Camera
AbstractIn this paper we describe a fast, specialized hardware implementation of the belief propagation algorithm for the CAFADIS camera, a new plenoptic sensor patented by the University of La Laguna. This camera captures the lightfield of the scene and can be used to find out at which depth each pixel is in focus. The algorithm has been designed for FPGA devices using VHDL. We propose a parallel and pipeline architecture to implement the algorithm without external memory. Although the BRAM resources of the device increase considerably, we can maintain real-time restrictions by using extremely high-performance signal processing capability through parallelism and by accessing several memories simultaneously. The quantifying results with 16 bit precision have shown that performances are really close to the original Matlab programmed algorithm. View Full-Text
Share & Cite This Article
Magdaleno, E.; Lüke, J.P.; Rodríguez, M.; Rodríguez-Ramos, J.M. Design of Belief Propagation Based on FPGA for the Multistereo CAFADIS Camera. Sensors 2010, 10, 9194-9210.
Magdaleno E, Lüke JP, Rodríguez M, Rodríguez-Ramos JM. Design of Belief Propagation Based on FPGA for the Multistereo CAFADIS Camera. Sensors. 2010; 10(10):9194-9210.Chicago/Turabian Style
Magdaleno, Eduardo; Lüke, Jonás Philipp; Rodríguez, Manuel; Rodríguez-Ramos, José Manuel. 2010. "Design of Belief Propagation Based on FPGA for the Multistereo CAFADIS Camera." Sensors 10, no. 10: 9194-9210.